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11* Introduction
The Thesis being subm itted i s  an account of th e  development 
of a sm all e le c tro n ic  d i g i t a l  computer which began during th e  
summer of 1956, a f te r  th e  Author had a ttended  the Convention on 
D igital Computer Techniques (A p ril 1956) he ld  under th e  ausp ices 
Of th e  I n s t i tu t io n  of E le c tr ic a l  Ehgineers* At th is  m eeting i t  
was suggested, during one of th e  many d iscu ss io n s , th a t  one of th e  
problems was to  i n s t i l  an understanding of d ig i t a l  computers into 
the  engineering world, s ta r t in g  r ig h t  back a t  the  s tu d en ts  in  th e  
U n iv e rs itie s  and Technical Colleges*
With th ese  thoughts in  mind, the  Author approached th e  l a t e  
P ro fesso r B* Hague with th e  id ea  or developing sim ple analogue and 
d ig i t a l  computers, p rim arily  xor teaching  s tu d en ts  both how to  use 
them and a lso , in  th e  case of s tu d m ts  of e le c t r i c a l  eng ineering , 
t h e i r  b as ic  design , Ihe idea was received  e n th u s ia s t ic a l ly  and a  
Grant was made a v a ila b le  to  develop the  two machines*
Though the work: was begun in  195©, whoa a rough scheme was 
d ra f te d  in  order to  obtain a Grant, the sa in  p a r t  oi th e  work was 
n o t s ta r te d  u n t i l  two years l a t e r ,  th e  in te rv e n in g  perio d  having 
been devoted to  the development of th e  analogue computer. t h i s ,  
in  f a c t ,  proved to  be a fo rtunate  'decision, a s  i t  enabled th e  
Author to  take advantage ci rap fa iy  f a l l in g  p ric e s  o f t r a n s is to r s  
during the two years  in s tead  of using thendum ic v a lv es , a s  
o r ig in a lly  in tended ,
•;"5he
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The Thesis concerns i t s e l f  w ith the development of th e  
D ig i ta l  Computer only , in  p a r t ic u la r  w ith th e  sp e c ia l problem of 
prov id ing  a  f le x ib le  machine as comparable as p o ss ib le  w ith  modern 
design and techniques and y e t  keeping the  co s t to  a low v a lu e . In  
o rder to  do th i s ,  in  th e  f in a l  design, considerab le  time was 
devoted to  th e  o v e ra ll  lo g ic a l  design and to  a n a ly t ic a l  and 
experim ental in v e s tig a tio n  of some of th e  b a s ic  u n its  in  o rder to  
achieve a  maximum o pera ting  speed w ith e s s a i t i a l ly  low frequency 
components,
Die Author wishes to  acknowledge th e  support and 
encouragement given to  him by th e  la te  P ro fesso r B. Hague and to  
thank D r. A .J. Small f o r  perm ission to  use th e  f a c i l i t i e s  in  th e  
E le c tr ic a l  Ehgineering L ab o ra to ries, He a lso  wishes to  thank 
D r. D,C. G ille s  and h is  s ta f f  in  th e  Computing Laboratory fo r  
th e i r  help , and M essrs. Barr & Stroud L td . fo r  th e i r  he lp , in  
p a r t ic u la r  w ith  regard  to  th e  co n stru c tio n  of the  f i n a l  machine.
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2 . H isto ry  of Automatic D ig i ta l  Computers
2 .1  The M echanical Era
The e a r l i e s t  known form of d i g i t a l  c a lc u la to r  was 
the  Abacus which da tes  back s e v e ra l thousands of y e a rs , though s t i l l  
in  use in  Japan today and, i t  i s  sa id , was in troduced  in to  Europe 
about a thousand years ago by Gerber, who l a t e r  became Pope S y lv este r
ttN apier, s Bones11 as they were ca lled , which were a system of numbered 
rods used as an a id  to  computation devised by John Napier of N apierian
b u i l t  fo r  a fu r th e r  12 y ea rs , when B laise  P asca l produced h is  
c a lc u la tin g  machine, which inco rpo ra ted  ten  p o s itio n  wheels f o r  each 
decade and, more im portant, included  autom atic carry  from one decade
which m u ltip lic a tio n  was au tom atically  c a rr ie d  out by the process of
„ bU
continued ad d itio n ” .
However, none of th ese  machines was autom atic and, though 
th e re  was considerable development of th ese  machines in  th e  form of 
desk c a lc u la to rs , as they have come to  be c a lle d , th e re  was no fu r th e r
/development
A References to  in d iv id u a l a r t ic le s  a re  given by a number 
whereas references to a book a re  given by a book reference  l e t t e r  
follow ed by the  re lev an t page number; thus re fe ren ce  BU re fe r s  to  
page U of book re fe ren ce  B (see  b ib lio g rap h y ).
This was followed considerably l a t e r  (about 1630) by
Logarithm fa m e ^ . The f i r s t  mechanised d ig i t a l  c a lc u la to r  was no t
to  the  n e x t ^ .  F in a lly , in  1673, L eibnitz produced a machine in
-  it  -
development towards an autom atic machine u n t i l  th e  19th cen tury , when 
Charles Babbage, a Cambridge m athem atician, la id  down the p r in c ip le s  
or th e  modem autom atic c a lc u la tin g  machines when he designed, bu t 
u n fo rtu n a te ly  never b u i l t ,  h is  "A n aly tica l Ehgine". I t  seems only 
f a i r ,  th e re fo re , to  devote a few lin e s  to  th is  genius, w ithout whom 
the  modem computers m ight not eadLst.
2 .1 .1  Charles Babbage and h is  D ifference Engine
Charles Babbage was bom  in  Devonshire in  1792 and 
went up to  Cambridge in  1810 to  study m athem atics. However, he 
was so much ahead of h is  tim e th a t  he even tually  refu sed  to  take 
the  Mathematics Tripos, though th is  d id  not prevent him from 
even tua lly  becoming the  Lucasian P ro fessor of Mathematics®*^ (1828 -  
1839) • In  the  in te rv en in g  y ears  he, to g e th er w ith George Peacock 
and John H erschel, founded the A n aly tica l S ociety  and i t  was in  the  
Society  Booms th a t  Babbage, in  1812, f i r s t  produced h is  id eas  fo r  a  
computing machine.
At th e  tim e, the French Government were producing new tab le s  
of logarithm s, the bulk  of th e  labour fo rce , numbering about 80, 
carry ing  out the  a c tu a l c a lcu la tio n s  of in te rp o la tio n  invo lv ing  the 
operations of ad d itio n  and su b tra c tio n . Babbage proposed to  rep lace  
these human computers by a  machine, th e  D ifference Engine, fo r  which 
a  very ab le  account i s  given in  the "Edinburgh Review" of Ju ly  
In  1822 he constructed  and demonstrated a  sm all working model, which 
would ta b u la te  to  8 decim als, a fu n c tio n  whose second d iffe re n c e s  were
/  constan t
-  5> -
Wk  ^ . BB7 ,constant and produced figu res a t  the rate of kh a minute • This
was received  w ith  such enthusiasm  th a t  th e  B r i t is h  Government agreed
to  give f in a n c ia l  support to  th e  co n stru c tio n  of a la rg e r  machine,
th e  D ifference Ehgine; t h i s  machine was to  work to  an accuracy of
20 decim als and s ix th -o rd e r  d iffe re n c es  and a lso  to  p r in t  out
automatically the  re s u l ts  to  avoid e rro rs  of t r a n s c r ip t io n ,  Die
machine was never completed, due mainly to  th e  lack  of p re c is io n
equipment to  manufacture component p a r ts  and th e  work was stopped
in  1833, the Government f in a l ly  abandoning the p ro je c t  in  18142,
Die most im portant problem th a t  Babbage solved in  th i s
design was a method of sim ultaneous operation  of a l l  " c a r r ie s 11,
thereby speeding up th e  propagation of "carry  over" in  ad d itio n
from one end of a  tw e n ty -d ig it number to  the o th e r , changing a  whole
BIOs e r ie s  of n in es  to  zeros, -  a slow process • The modem 
equ ivalen t to  th is  i s  in  use today in  a l l  p a r a l le l  computers.
In  1833, w hile th e  construc tion  of th e  D ifference Ehgine was 
suspended, Babbage conceived the idea  of h is  A n aly tica l Ehgine 
which, i t  has been suggested, was an o ffsp rin g  of the  D ifference 
Ehgine, Lady Lovelace d isp u tes  the f a c t ,  however, in  h e r 
t ra n s la t io n  Note which i s  im portan t in  th a t  i t  has been
suggested th a t  i t  was the  in s p ira t io n  of th e  A n aly tica l Ehgine th a t
/p rev en ted
A The sem i-colon d iv ides a book page refe ren ce  from an a r t i c l e  
re fe ren ce .
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prevented, th e  com pletion oi’ the D ifference Ehgine, whereas th e
incom pletion appears to  have been due m ainly to  lade of su p p o rt.
His new id eas  must undoubtedly have co n trib u ted  to  t h i s  d ec is io n
n o t to  r e s u r re c t  th e  D ifference  Ehgine, as h is  rem aining fin an ces
were used in  an a ttem pt to  b u ild  th e  A n a ly tica l Ehgine.
U nfortunately , he was only ab le  to  complete a sm all p a r t  of th e
machine, though thousands of d e ta ile d  drawings were made, from
BIOwhich th e  Ehgine could have been constructed  . His son, Major
G eneral H.P. Babbage, did in  f a c t  co n s tru c t p a r t  of' th e  a r ith m e tic
u n i t  and, in  1910, he p r in ted  out a ta b le  of m u ltip les  of it to  20 
BB10decim als .
2 .1 .2  Babbage1 s A n aly tica l Ehgine
As Babbage*s A n a ly tica l Ehgine would have been th e  
f i r s t  completely autom atic d i g i t a l  computer, as i t  would now be 
c a lle d , i t  seems f i t t i n g  to  g ive  some d e sc rip tio n  of the Ehgine 
befo re  en te rin g  the  second e ra .
Babbage wrote l i t t l e  about the  Ehgine f o r ,  as he sa id  
h im self, he had l i t t l e  time fo r  w ritin g  as he was more concerned 
w ith the  development. We have, th e re fo re , to  re ly  mainly on o th er 
sources f o r  th e  d e t a i l s , -  in  p a r t ic u la r ,  Lady Lovelace’s t ra n s la t io n  
of Menabrea’ s paper^* and Major General H.P, Babbage’s c o lle c tio n  of
Babbage envisaged the fou r e s s e n tia l  u n its  of' an autom atic 
computer, namely:
-  7 -
(1) A S to re  f o r  numbers, which was to  have co n sis ted  of
1000 columns of 50 counting wheels, each having 10 p o s itio n s , so
th a t  1000 numbers of a 50-decim al leng th  could be s to re d . I t  i s
in te re s t in g  to  note th a t  an adequate s to re  capac ity  i s  today
BB9, 1U8considered to  be about th i s  s iz e  •
(2) An A rithm etic U nit, o r M ill as Babbage c a lle d  i t ,
WIOwhich had th e  fo llow ing estim ated  operation  tim es : ad d itio n
or su b trac tio n , 1 second; m u ltip lic a tio n  (50 decim als fcy 50 
decim als) o r d iv is io n  (100 decim als lay 50 decim als), 1 m inute.
(3) A Control U nit f o r  causing th e  req u ired  operations
to  be c a rrie d  ou t in  the c o rre c t sequence. The Control U nit was 
based on th e  mechanism of th e  Jacquard-loom?, which i s  s t i l l  used 
f o r  the  production of f a b r ic s  having complicated p a t te rn s .  Cards 
s u ita b ly  punched were used to  co n tro l hooks, which in  tu rn  c a rr ie d  
a  number of warp th reads and determined whether or no t these 
crossed the woof th re a d s . These con tro l cards were s tru n g  
to g e th e r w ith s tr in g  so as to  form a continuous chain and, ju s t  
p r io r  to  the  passing  of the  s h u tt le ,  h o riz o n ta l rods asso c ia ted  
w ith th e  above-mentioned c o n tro l hooks were moved or n o t, 
according to  whether or n o t th e re  was a hole punched in  the  
p a r t ic u la r  card . There may be U00 or more rods and corresponding 
hooks in  a normal Jacquard-loom.
/Babbage
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Babbage in tended using two Jacquard-loom mechanisms, one lo r
‘•operation11 cards and one fo r  co n tro llin g  th e  11 s to rag e  t r a n s f e r11
cards, th ese  corresponding to  what are  now c a lle d  "func tions**  and
"addresses* re sp e c tiv e ly . This, in  f a c t ,  enables a saving of
in s tru c t io n  d a ta , as the same "operation" card could be used
se v e ra l tim es in  succession  * ** , a p ra c tic e  n o t a c tu a l ly  used in
modem m achines. About 20 y ea rs  a f te r  Babbage*s death , Or.
H o lle r ith  of th e  American Bureau of the Census, d esp a irin g  of
reducing and tab u la tin g  the d a ta  fo r  which he was re sp o n s ib le ,
solved h is  problems by inven ting  and in tro d u c in g  methods of
record ing  d a ta  by punching ho les in  cards and th e  method has been
B23f u l ly  exp lo ited  ever s in ce
(U) Input and Output would be a lso  by means oi punch
cards but, in  a d d itio n , Babbage envisaged in p u t by means of manual 
s e t t in g  of wheels of the s to re  or m il l  re g is te rs^  and fo r  ou tpu t, 
d i r e c t  p r in tin g  to  avoid e rro rs  of t ra n sc r ip tio n  -  a p o in t th a t  
seems to  have worried him g re a tly . A fu r th e r  very im portant 
f e a tu re  th a t  Babbage had fo reseen  was th a t  which i s  now g en era lly  
c a lle d  a "c o n d itio n a l jump" in  the programme of in s tru c t io n s ,  in  
p a r t ic u la r  the case of a fu n c tio n  whose values pass from a 
p o s itiv e  value through ze ro . I f  th i s  was expected, the  machine
/changed
*  See the  Glossary, Appendix I .
cnanged to  a new s e t  of cards and proceeded w ith fu r th e r  computation 
i f  i t  was unexpected, the  machine would s to p  and r in g  a b e l l  f o r  
a t te n t io n ,  Babbage fu r th e r  saw th e  use of th is  f a c i l i t y  f o r  
counting when the same p o rtio n  of a  programme was to  be repeated  f o r
a  number of times dependent on in p u t data^*® ^^; in  f a c t ,  q u ite  a
considerab le  account of programming technique fo r  th e  Ehgine i s  
given in  Lady Lovelace’s t ra n s la t io n  of Menabrea’s paper and her 
added no tes  already re fe r re d  to  e a r l i e r ,
Ehough has been sa id  to  see th a t  Babbage’s id eas were t r u ly
in  advance of the  times and, had he been le s s  am bitious in  th e  s iz e ,
he would alm ost c e r ta in ly  have produced the f i r s t  autom atic
computer, bu t he seems to  have spent too much of h is  time and
BIOc a p ita l  on too many drawings of a too am bitious machine *
In 1909, P .E . Ludgate proposed the co n stru c tio n  of an
autom atic c a lc u la tin g  machine, but i t  appears th a t  noth ing  was ever 
b u i l t ^ ^ .  I t  was n ea rly  ?0 y ea rs  a f te r  Babbage’s death  (1871) th a t  
work again began on an autom atic computer and the nex t era  was 
entered*
2.2 Ihe E lectro-m echanical Era
In  1937, Howard Aiken o f Harvard U niversity  began work
on an 11 Automatic Sequence C ontrolled C alcu lator” , now g en era lly
I* J J3173, BB10, W16, H7b, E183: kre fe r re d  to  as the Harvard Hark I  9 9 9 9 9
which was completed in  19lib w ith  the a s s is ta n c e  of the In te rn a tio n a l
/B usiness
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Business Machines Corporation and which used the p r in c ip le s  
e s ta b lish e d  by Babbage a hundred y ears  b e fo re . In  x ac t, i t  was 
n o t as am bitious as the  A n a ly tica l Ehgine in  th a t  the  s to re  
co n sis ted  of 72 ’’adding” r e g is te r s  or accum ulators and bO 
”constan t” r e g is te r s  which could no t be a l te r e d  by th e  computer, 
as compared to  the  1000 r e g is te r s  planned in  the  A n a ly tica l 
Ehgine; a lso  the number length  was le ss  than h a lf  • The s to rag e  
was on 10 -position  wheels w ith autom atic ten s-tran sm iss io n  as in  
the  Ehgine, use being made of re lay s  and e lectro -m agnets. Orders 
were c a rr ie d  out consecu tively  under the  co n tro l of a 2h-hole 
wide punched paper tape  in  a s im ila r  manner to  Babbage’s cards, 
th e  in s tru c t io n  being of tw o-address form (number source and 
d e s tin a tio n )  .
The ad d itio n  time was about 1/3 second and m u ltip lic a tio n  
and d iv is io n  tim es were about 6 seconds and l l .U  seconds 
re sp e c tiv e ly . I n i t i a l l y ,  no co n d itio n a l jump order was 
provided u n lik e  Babbage’s in te n tio n , though a t  a l a t e r  d a te  th is  
was incorporated  in to  the  computer. Although lim ited  in  i t s  
use, i t  i s  on record  as the f i r s t  autom atic computer to  be b u i l t ,
W hilst th is  work was in  p rogress, the  B e ll  Telephone 
la b o ra to rie s  oegain in  1938 the  development of re la y  computing 
devices65^ *  ^^33, HbO, £187^ T^e i i r s t  of a  s e r ie s  of machines 
was completed in  19 U0 and, though designed fo r  f i r e  co n tro l
/a p p lic a t io n s ,
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a p p lic a tio n s , these culm inated in  19UU w ith a  g en era l purpose 
machine (Mark V), using 9000 re la y s  and £0 te le ty p e  u n its*  The 
number leng th  was 7 decimals and s ig n , each d i g i t  being in  th e  
b i-q u in ary  system which i s  e a s ily  checked; thus we see th e  
in tro d u c tio n  of binary r a th e r  than decim al re p re se n ta tio n  of 
numbers in  the machine* There were 29 s to rag e  r e g i s te r s ,  bu t 
th e  most im portan t f a c t  was th a t  th is  was th e  f i r s t  computer to  
use f lo a t in g  p o in t n o ta t io n ,-  th a t  i s ,  the  numbers were s to red  
in  th e  form a*10b .
The Computation Laboratory of Harvard U n iversity  a lso  
b u i l t  a  re la y  computer (Harvard Mark ^18*5, was
completed in  19L8 and which i s  p rim arily  mentioned because of 
i t s  completely d i f f e r e n t  design philosophy from th a t  of the  
B e ll Computer Mark V, the two main d iffe ren c e s  being:
Harvard Mark I I :  synchronous; no se ll-ch eck in g  f a c i l i t i e s *
B ell Mark V: asynchronous; considerable se lf-ch eck in g
f a c i l i t i e s *
The number length  of 10 decimals in  f lo a tin g  p o in t was the same 
as in  the B e ll Computer Mark VI, based on Mark V, which a lso  had 
a  major advance of providing s to red  sub rou tines, which were semi­
permanently wired and could be ca lled  fo r  by tape in s tru c tio n s^ 3^ 0 .
Before leaving  the electrom agnetic re la y  computers, mention 
should be made of the Automatic Relay C alcu la to r (A.R.C.) 
constructed  a t  Birkbeck College, U niversity of London, under the
/ d ire c tio n
d ire c t io n  of A.D. Booth®^^* BBll^ This c a lc u la to r  i s  of 
p a r t ic u la r  i n t e r e s t  in  th a t  i t  appears to  be the  f i r s t  machine 
to  use magnetic drum sto rage  (o f 2£6 numbers) and a lso  to  s to re  
numbers in  t ru e  b inary  form (21 d ig i t  le n g th ) ; a t  a  l a t e r  d a te  
the  magnetic drum was rep laced  by an extrem ely compact e le c tro ­
m echanical s to re  f o r  5>0 numbers and a pluggable sequence u n it  
f o r  300 in s t ru c t io n s .
2*3 The E lec tro n ic  Era
'W hilst the re lay  machines were being co nstruc ted , 
thoughts were tu rn ing  towards f a s te r  operating  elem ents than 
m echanical dev ices, in  p a r t ic u la r  e le c tro n ic  v a lv es .
The f i r s t  a l l - e le c t ro n ic  computer to  be b u i l t  was the 
E lec tro n ic  Numerical In te g ra to r  and C alcu lator (ENIAC)®^*$ 
designed by J .P .  Echert and J.W. MauchTy a t  the Moore School of 
Engineering, P h ilad e lp h ia . The machine was completed in  191*6 
and was, in  many ways, an e le c tro n ic  copy of th e  Harvard 
Mark H82  ^ on^  y o k in g  a t  a very much g re a te r  speed
(se v e ra l hundred tim es f a s t e r ) .  Ten decim al length  numbers 
were s to red  in  decimal form on rin g s  of 10 b inaiys -  an 
e le c tro n ic  equ iva len t of the te n -p o s itio n  wheels of th e  Mark I ;  
s to rag e  was provided fo r  20 numbers, each s to r e  being an 
accumulator w ith ten s-tran sm iss io n  using an a n tic ip a to iy -c a n y  
system s im ila r  to  Babbage; hand sw itches were a lso  provided f o r  
300 numbers. Due to  th e  sm all s to re , the  programme was s e t  up
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on a plug-board and switches -  a tedious operation -  as the use 
of a paper tape or cards (as used in  Hark I) would have been too 
slow* A "master programmer" was a lso  incorporated, upon which 
sequences of operations which were often used or repeated could 
be s e t  up and se lected  as required (sim ilar  to  the endless loops 
of tape an the Mark I) and equivalent to what would now be 
ca lled  a "Subroutine*1; in  addition, a conditional jump 
f a c i l i t y  was a lso  provided (unlike the o r ig in a l Mark I ) .  The 
complete equipment contained about 18000 valves, 1$00 relays  
and consumed 100-15>0kW of power. I t  was a tour de force of 
electron ic  engineering, the designers achieving th eir  end by 
straightforward means without consideration of the large amount 
of equipment requiredBB1^ > ^®* I t  did, however, lead the way 
to  using high-speed electron ic elements in  automatic computers.
W hilst the MIAC was under construction, J . von Neumann 
and h is co-workers a t the Moore School devoted considerable 
attention  to  the problem of the optimum rorm 01 a ca lcu latin g  
ma chine8®1-’, the resu lts  of which f i r s t  saw the l ig h t  of day in
p i 7A w i • 7
a now famous report drafted by von Neumann in  9 .
This report s e t  in  motion the construction or three large  
machines, which were considerably more v e r sa tile  than the ENIAC 
though considerably smaller in  physical s ize*  These three 
machines, which a l l  made use of mercury sonic delay l in e  storage 
were?816
lh  -
(a) The E lec tro n ic  Delayed S torage Automatic Computer 
(EDSAC I )  completed a t  Cambridge U n iv ersity  in  19h9 voider the  
d ire c t io n  of M.V. W ilkes.
(b) The Automatic Computing Ehgine (ACE) P i lo t  Model 
completed a t  the N ational Physi c a l  lab o ra to ry  in  1950 under the  
d ire c tio n  of Womersley, Turing and Colebrook, and
(c) The E lec tro n ic  D iscre te  V ariable Automatic 
Computer (iDVAC) completed a t  th e  Moore School (about 1954) 
under th e  d ire c tio n  of von Neumann.
However, p r io r  to  th e  appearance of th e  EDSAC I ,  two o th e r 
forms of s to rag e  were being su ccessfu lly  t r i e d .  At Birkbeck 
College, U n iversity  of Iondon, A.D. Booth was co n s tru c tin g  an 
a l l - e le c t ro n ic  computer using drum s to ra g e , th e  Simple E lec tro n ic  
Computer (SEC), which was completed about 19U8 and which le d  to  
a  s e r ie s  of A ll-Purpose E lec tron ic  Computers (APEC) which were 
constructed  on s im ila r  lines® An im portant f e a tu re  of
th ese  computers was th e  use of a tw o-address code enabling 
Optimum Programming 9 to  take  p lace . This i s  most
im portant on a  magnetic-drum type s to re  machine, as i t  reduces 
th e  w aiting  tim e in h e ren t i n  a cy c lic  s to rag e  dev ice .
The o th er form of s to rag e  being t r i e d  a t  th is  tim e was th e  
Cathode Bqy Tube E le c tro s ta tic  S to re  used in  a  sm all p ro to type
/m achine
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B118* 9machine b u i l t  a t  Manchester U n iversity  9 under the d ire c tio n  
of F .C . W illiam s and completed in  June 19U8. The advantage of 
such a  s to rag e  system was i t s  immediate access compared to  the 
drum o r mercury delay  l in e j  th e  l im ita tio n , however, was in  s iz e -  
one Cathode Ray Tube s to re  being capable of holding only 1000 b i ts  
o f in fo rm ation . I t  was r e a lis e d  th a t  a f u l l - s c a le  machine would 
re q u ire  about 100 tubes and th is  id ea  was quickly fo rg o tte n
The a l te rn a t iv e ,  which was adopted in  th e  second machine, 
completed in  l$k9, was to  in co rp o ra te  two le v e l s to rag e , as 
propounded by von Neumann, nam ely,-a sm all immediate access 
Cathode Ray Tube s to re  and a la rg e  backing s to re  in  th e  form of 
a  magnetic drum,- the l a t t e r  being synchronised to  th e  form er by 
means of a servomechanism^* A fu r th e r  im portant a d d itio n
in  th is  machine was th e  in tro d u c tio n  of the wB-tuben used f o r
Bioo
in s tru c t io n  m od ifica tion  -  two l in e s  being a v a ilab le  •
L ater in  the same y ear, a  la rg e r  machine was constructed  
in  which th e  tra n s fe rs  between the Cathode Ray Tube s to re  and 
drum s to re  were co n tro lled  by means of the programme ra ttie r  than
being a  manual operation® *^ # This culm inated in  th e  Mark I  and
♦  12 Mark I*  computers, which were developed j o i n t l y ^  w ith  M essrs.
F e rra n ti  Ltd.
In  th e  meantime, th e  f i r s t  EDSAC machine was completed, 
both s in g le  and double leng th  working being p o ss ib le , as w ith  
th e  second 19 U9 Manchester m a c h in e ^ .  The advantage of t h i s
/ i s
i s  th a t  s to rag e  i s  of s in g le - le n g th  form which conveniently  
accommodates one in s tru c t io n , the  double-leng th  number being 
norm ally used f o r  a r ith m e tic  which would oe w astefu l fo r  
in s tru c t io n  purposes (15 -  20 d ig i ts  norm ally being ad eq u ate).
In  2251, semiconductor diodes were in troduced  in  th e  
Bureau of Standards E astern  Automatic Computer (SEAC) but, 
a p a r t  from th i s ,  the  machine i s  s im ila r  to  th e aceB175,BB17#
2252 saw the use of Dekatron cold cathode tubes being 
inco rpo ra ted  in  a p a r a l le l  decimal machine b u i l t  a t  H arwell -  
though r e la t iv e ly  speaking a slow machine, i t  claimed a high 
degree of r e l i a b i l i t y  and was commonly run unattended overn ight 
and over week-ends^1^0^ ;  i t  should perhaps be po in ted  o u t, 
however, th a t  th e  a c tu a l number of operations in  th is  time 
would ccmpare w ith only an hour or so on a f a s t  machine.
The follow ing y ear saw the advent of the  f i r s t  t r a n s is to r  
computer a t  Manchester U n iv ersity -^ , which was a p ro to type 
in co rp o ra tin g  22 p o in t-co n tac t t r a n s is to r s  and a numoer of 
therm ionic valves where output power was re q u ire d . A ll the  
s to rage  was ca rried  out on a magnetic drum, a u x il ia ry  s to re s  
being provided by reg en era tiv e  tra ck s  on the drum su rfa c e .
A f u l l  s c a le  computer, based on the p ro to type, was completed 
two years l a t e r  in  1255, and a commercial model was completed 
th e  fo llow ing year, the  MV250^.
/A lso
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Also in  2$!?!?, the  Unic.ea Kingdom Atonic Ehergy Research 
Establishm ent a t  Harwell produced a f u l ly  tra n s is to r iz e d  
computer CADET^, i n -which about J /7 th  of the  t ra n s is to r s  used 
were junc tion  types and, in  America, the IBM608^ c a lc u la to r  
appeared, in  which oniy junction  t ra n s is to r s  were used . At
th is  time a lso , the  American Whirlwind I  computer had a magnetic
1 ftcore s to re  added to i t  , thus in troducing  th is  new lorm or high 
speed s to rag e .
Concurrently with th e i r  semiconductor computer p ro je c ts ,
19Manchester U niversity  produced i t s  Mark I I  computer, which was
s im ila r  in  many re sp ec ts  to  the Mark I  but which included
flo a tin g -p o in t a rith m e tic , giving a g rea t improvement in  speed
of operation  when carry ing  out f lo a tin g -p o in t a r ith m e tic . This
machine was completed in  195k and a production model, th e
Mercury^®, constructed ty  Messrs. F e rran ti Ltd. in  1955 was
21improved by inco rporating  a magnetic core s to re  in  p lace  of 
the Cathode Ray Tube s to re  of th e  e a r l ie r  machine.
About the same time (195k), as the  la rg e r  s c ie n t i f ic  
Mark I I  machine was being b u il t  a t  Manchester, the commercial 
world was taking note of automatic computers, which re su lte d  in  
a s e r ie s  of plug-programme accountancy machines using binary 
coded decimal or s te r l in g  form ra th e r  than pure b inary . These 
machines tended to  be slower than the  s c ie n t i f ic  machines, due 
to  th e  la rge  amount of in p u t and output operations and r e la t iv e ly
/ l i t t l e
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00l i t t l e  arithm etic. Apart iron Iyons Electronic O fiice LEO I , 
which was, in  fa c t, a modified ED^ ACI, one of the f i r s t  accountancy 
machines appears to have been produced by the B ritish  Tabulating 
Machine Co. Ltd. in  195U^. This was followed in  19^5 by the 
transistorized  IMB608^ and, in  19!?6, there appeared the HECUE  ^
and the Vickers-Armstrongs (Engineers) Ltd. Programme-Controlled 
Computer^.
This same year (19£6) saw the advent of several new 
ideas* P lrstly , Messrs. Ferranti Ltd. introduced a printed c ircu it  
plug-in package system into their Pegasus c o m p u t e r ^ ,  as did 
Metropolitan-Vickers E lectrica l Co. Ltd. in  their MV950 already 
referred to e a r lie r . The plug-in package system was not new, 
having been f ir s t  used in  computers in  19U7^, but the introduction  
of printed c ircu its  did much to support the system which had had 
much criticism  previously on the grounds of the large number of 
plugs and sockets of questionable r e l ia b il i ty .
The Pegasus computer also saw the introduction of the
so lid  delay-line storage system, which makes use of the
on of\
m agnetostrictive properties of n ickel > , th is  being in  addition
to a magnetic drum backing store .
About th is  time, Messrs. Decca Radar Ltd. produced 
th eir  Cl computer^?, the major part of which i s  composed of 
magnetic cores and r e c t if ie r s  on ly ,- the main store again being a 
magnetic drum.
/ I n
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In  America, th e  B e ll Telephone L aboratories In c . developed a 
new computer system, using  su rface  b a r r ie r  ju n c tio n  t r a n s is to r s  
in  d ire c tly -co u p led  lo g ic  (DCTL), r e s u l t in g  in  economy oi' 
components. The r e s u l t  was the T rad ic  Leprechaun Com puter^, 
which was a sm all sp e c ia l purpose computer having g re a t 
f l e x i b i l i t y  and which was p rim arily  developed fo r  te s t in g  th e  
DCTL system .
The Japanese ETL Mark I I I ^  i s  worthy of no te  in  th a t  th e  
main s to re  consisted  of o p tic a l  g lass  aco u stic  delay l in e s  and 
a l l  numbers were rep resen ted  by a sign  d ig i t  and modulus ra th e r  
than th e  complement lo r  negative numbers.
This, then , was the s i tu a t io n  towards th e  end of 1956, when 
i t  was proposed to  develop an autom atic d ig i t a l  computer in  the  
E le c tr ic a l  Engineering Department of Glasgow U n iv ersity , p rim arily  
as a  teaching device fo r  dem onstrating computing p r in c ip le s  and 
computer engineering p ra c t ic e .
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3* Basic Computer tJm tg
From the  p o in t o f view of computer engineering 
p ra c t ic e ,  i t  i s  obvious th a t  one wishes to  use u p -to -d a te  
methods ra th e r  than those which a re  obsolete* This, in  tu rn , 
ru le s  ou t any method o ther than  e le c tro n ic , as a l l  modern 
autom atic c a lc u la to rs  a re  e le c tro n ic  in  o rder to ob ta in  high 
speed of operation*
Considering then the E lec tron ic  e ra , we see f i r s t  
the  e le c tro n ic  equ ivalen t of an electrom echanical machine, 
the  ENIaC, tne s to re  of which was re a l ly  q u ite  im p ra c tic a l.
The magnetic drum and mercury delay l in e  s to re s  were l a r  more 
p ra c t ic a l ,  but both s u f fe r  from th e i r  r e la t iv e ly  slow access 
time un less  optimum programming techniques a re  used, -which 
puts more s t r a in  on the  programmer* Ib is  problem was over- 
ccme by th e  use of th e  W illiam s1 Tube s to re ,  which su ffe re d  
only in  i t s  p h y sica l s iz e  and lim ited  l i r e ,  and led  to th e  
in tro d u c tio n  of a Two-level S torage machine b u i l t  a t  
Manchester U n iv ersity . Ihe f a s t  s to re  (CRT) was then 
f in a l ly  rep laced  by magnetic core s to rag e , which has th e  
advantage of apparently  unlim ited  l i f  e compared to  the 
W illiam s1 tube and a lso  was p h y sica lly  much sm aller*
At the same tim e as the  s to rage system was under­
going these  changes, th e  therm ionic valve was being rep laced  
by semiconductor devices^ f i r s t l y ,  by diodes, as in  th e  SMC
/  computer
computer and . ev en tua lly  by p o in t co n tac t and, more re c e n tly , 
by ju n c tio n  t r a n s i s to r s .  The main reasons i'or th i s  
development were: (a) reduced power consumption^ (b) sm all
p h y s ica l s iz e  and (c) apparent long l i f e .
I t  i s  now proposed to consider the  m erits  of th e  
various types of u n i t  in d iv id u a lly .
3*1 Storage Elements
The s to rag e  of numbers and in s tru c tio n s  in  a  
computer f a l l s  in to  two c la s se s :
(a) Main s to rag e , in  which a l l  th e  in s tru c t io n s ,  da ta  
and r e s u l ts  a re  lo ca ted , and
(b) Temporary sto rage , in  liiich  the  various 
m athem atical, lo g ic a l  and co n tro l fu n c tio n s  are  c a rr ie d  
o u t. These s to rag e  u n its ,  commonly re fe r re d  to  as 
R eg is te rs , a re  n o m ally  of single-w ord len g th , th a t  i s ,
they hold one complete number (d a ta  or r e s u l t )  or in s tru c t io n  
though, as we w il l  see l a t e r ,  double- and half-w ord length* 
s to rage  r e g is te r s ,  as they a re  u sua lly  c a lle d , a re  a lso  used. 
S im ila rly , a few temporary s to re s  may be of s in g le - d ig i t  length  
only .
/We
A Double- and h a lf - le n g th  may o ften  be only approximate.
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We w i l l  consider th ese  two types of s to rag e  independently , as 
th e  requirem ents a re  ra th e r  d i f f e r e n t .
3 .2  Main S torage
I t  was seen in  th e  previous Chapter th a t ,  
about 1$56, the  main s to re  of computers was e i th e r  -
(a) the  u ltra s o n ic  delay  l in e ,
(b) the magnetic drum,
(c) th e  magnetic core,
o r e lse  a  combination of (a) and (b) o r (b) and ( c ) ,  in  which
case th e  magnetic drum (b) was used as a backing-up s to re  of 
a  tw o -lev e l s to rage  system.
3 .2 .1  Ihe U ltrason ic  Delay l in e  S to re
The u ltra so n ic  delay l in e  s to re ,  u sing  
m e r c u r y  as th e  conducting medium, i s  one of th e  e a r l ie r  s to rag e  
devices and the  method of operation  has been f u l ly  described  
e l s e w h e r e ^ >33 # The main disadvantages of the system a re  -
( i )  tem perature s e n s i t iv i ty ,
( i i )  p h y sica l s iz e  and weight, and
( i i i )  n e c e ss ity  of m aintaining the su p p lies  i f  the s to red  ,
inform ation i s  no t to  be lo s t .  F u rth er, i f  the
tem perature i s  no t m aintained constan t, contam ination 
of the crystal-m ercury con tac t can cause tro u b le .
For the  p a r t ic u la r  machine in  view, which was l ik e ly  to  be used 
in te rm it te n t ly ,  condition  ( i i i )  ru led  out delay l in e  s to rag e  as a 
p o ssib le  main s to re .
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3 ,2 .2  The Magnetic Drum S to re
The magnetic drum s to re  has been inco rpo ra ted
in  most modem computers, e i th e r  as th e  only s to re  or as a  backing
s to re  in  a tw o-leve l s to rag e  system. There has been, th e re fo re ,
considerab le  l i t e r a tu r e  on the  su b jec t, d ea lin g  w ith the d if f e r e n t
methods of record ing  on the drum surface  and any fu r th e r
BB122;3U-38
d e sc rip tio n  of th i s  type of s to re  would seem to  be unnecessary , 
I t  appears to have a l l  th e  necessary requ iranen ts  of a  main s to re  
and has only one se rio u s  f a u l t , -  th e  r e la t iv e ly  long access time 
th a t  may occur i f  optimum programming i s  n o t used; although th is  
lo ss  of time i s  n o t l ik e ly  to  be se rio u s  in  a computer p rim arily  
designed fo r  teaching  purposes in  th ic h  speed of operation  i s  n o t 
so much a c r i te r io n  as r e l i a b i l i t y  and permanence of s to ra g e .
3*2.3 The Magnetic Core S to re
This form of sto rage  i s  much more re c e n t than
th e  two previous methods and has tne advantages of sm all volume,
r e l i a b i l i t y ,  permanence and iranediate a ccess . The method of
s to rag e  depends on the f a c t  th a t  two p o ssib le  values o f remanent
f lu x  a re  av a ila b le  in  a  magnetic core, according to  whether the
20 39 LOm agnetic f i e ld  has been s e t  in  a p o s itiv e  or negative  senSe 9 .
Fran the  foregoing remarks, the most promising form 
of main sto rage  appeared to  be one of the two magnetic system s, 
w ith a  p o ssib le  p reference fo r  th e  core on the grounds of immediate
/a c c e ss
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access w ithout the  inconvenience of optimum programming. The 
r e la t iv e  c o s t of th e  two systems was then  in v e s t ig a te d ,-  an 
im portan t p o in t ,-  p a r t ic u la r ly  in  a sm all computer.
3*2*U Magnetic S torage Cost
In  1956, s e v e ra l firm s known to  be a c tiv e  
in  the  computer f ie ld , were approached on th e  su b jec t of computer 
s to rag e  components,- p a r t ic u la r ly  as to  c o s t. I t  appeared, 
however, th a t ,  in  th is  country a t  th a t  tim e, th e re  were only two 
main su p p lie rs  of magnetic s to rage  equipm ent,- M essrs. F e rra n ti  
L td ., who manufactured magnetic drums, and M essrs. M ullard L td ., 
who manufactured cores su ita b le  fo r  d ig i t a l  s to rag e  purposes.
The quotations received are  given in  g rap h ica l 
form in  F ig . 1, and i t  can be seen th a t  the p r ic e  fo r  the  drum 
s to rag e  was e s s e n tia l ly  a constant f ig u re , alm ost independent of 
s to rag e  capacity , except fo r  th e  Canadian models which were 
designed f o r  approxim ately 20,000 b i t s .  In  th e  case of th e  
m agnetic cores, the c o s t i s  e s s e n tia l ly  p ro p o rtio n a l to  the 
capacity , as might oe expected, u n t i l  c e r ta in  s iz e s  when th e  cost 
p er b i t  i s  reduced, due to  a quan tity  p ric e  reduction , as i s  
common p ra c tic e  in  in d u s try .
F ig . 1 does n o t give th e  complete p ic tu re , however, 
in  th a t  the  ex te rn a l lo ca tio n  s e le c to r  system i s  n o t inc luded . 
However, th i s  i s  l ik e ly  to be s im ila r  in  cost fo r  both methods and 
th e re fo re  rep re sen ts  the  same a d d itio n a l cost to  a l l  g raphs. I t
/appeared
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appeared, th e re fo re , th a t  the  co s t fo r  a core s to re  would be le s s
than  th a t  f o r  a drum s to re  i f  th e  s iz e  was le s s  than 10,000 -  5 0 ,0 0 0
b i t s ,  a f t e r  which the F e rra n ti  1009 drum s to re  would become cheaper 
a t  about £1,250. As i t  was desired  th a t  the e n tire  computer was 
to  c o s t about £2000 , th is  f ig u re  was obviously too h igh, and i t  was 
decided th a t  the  s to re  would theref ore be of the m agnetic core type, 
p rov id ing  no fu r th e r  advantage could be found fo r  the drum to  
j u s t i f y  i t s  in creased  c o s t.  On th is  count, i t  should oe mentioned 
th a t  idlereas reading inform ation  from the  drum i s  n o n -d estru c tiv e , 
i n  th e  case of th e  cores the  inform ation i s  norm ally destroyed and 
has to  be re -w r it te n  i f  (as  i s  general) i t  i s  req u ired  ag a in .
F o rtu n a te ly , th is  i s  no t a serious m atte r, as i t  only re q u ire s  th a t
every ttreading  cycle” i s  followed fcy a nw ritin g  cycle” , which has 
to  be a v a ila b le  in  any case fo r  w ritin g  in  new in fo rm ation . 
N on-destructive systems of read-out have been described^1”^  bu t, 
in  general, they tend to  be com plicated.
3 .3  Temporary Storage
The main requirem ents of th e  temporary s to re s  
a re  as fo r  the  main s to re , w ith c e r ta in  ad d itio n a l f a c i l i t i e s . ,  
v i z . ,  i t  i s  convenient to have an in d ic a tio n  of the content of 
th ese  s to re s  fo r  the  p a r t ic u la r  purpose, and i t  must be p o ss ib le  
to  be ab le  to  s h i f t  the d ig i t  p a tte rn  l e f t  or r ig h t  in  a t  le a s t  
one such s to re  besides carrying out a range of a rith m e tic , lo g ic a l  
and co n tro l t e s t  fu n c tio n s . There a re  sev era l temporary s to rag e
/methods
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methods a v a ila b le , the f i r s t  th re e  of which a re  simply sm all iorms 
o r p o rtio n s  of the above mentioned main s to rage  system s.
3*3.1 Main S to re  Types
(a) U ltrason ic  Delay lin e s
These a re  commonly used where the main s to re  
i s  of the  same form, though in  th is  case tem perature co n tro l i s  
n o t normally necessary  due to  the sh o rt length  -  a few in ch es . 
However, th e re  i s  l i t t l e  to  ju s t i f y  using  the Delay l in e s  when the  
main s to re  i s  no t of the same form.
(b) Magnetic Drum
In a few magnetic drum machines, some tra ck s
Iii. lb . likhave been used reg en era tiv e ly  as the temporary r e g is te r s  9 7
b u t, as seen in  Section 3*2.k, th e  magnetic drum has been d iscarded  
on th e  grounds of co s t, and hence th is  form of temporary r e g is te r  
i s  no t ap p licab le .
(c) Magnetic Gores
Magnetic Core r e g is te r s  have been used in  
s e v e ra l computers and have been found to  be extremely r e l ia b le ,  
due to  the n a tu re  of the  magnetic c h a ra c te r is t ic s .  In s im ila r  
manner, they have a lso  been used in  counter r e g is te r s  as opposed
to  sh if  t in g  r e g i s te r s .  The coupling between th e  cores in  th e
„ BB112: 29,k5-k7 e a r l i e r  s tages was by means of diodes , but these
were l a t e r  rep laced  by t r a n s i s t o r s ^ ”^® which, g iv ing  power
am p lifica tio n , reduced the magnitude of the  sh if tin g -p u ls e  power.
/The
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The main advantages of th e  system are  the  low power consumption,-  
th e re  being no power absorbed except during  the s h ir t in g  p erio d , -  
and p h y sica l s iz e .  Disadvantages of magnetic core r e g is te r s  a r e : -
( i )  the  in a b i l i ty  to  observe the contents of th e  r e g is te r  
w ithout s h ir t in g  o r using the  complicated n o n -d estru c tiv e  read -o u t 
systems re fe rre d  to  in  Section  3.2.U , and
( i i )  the speed of operation  which i s  a t  p resen t lim ited  to  
about 100 k c /s , -  though th is  i s  not a se rio u s  m atte r in  th e  
p re se n t case.
3*3.2 B is tab le  Unit
The b is ta b le  u n it ,  or f l ip - r lo p ,  i s  an 
e le c tro n ic  c i r c u i t  which, as i t s  name im p lies, has two s ta b le  
s ta t e s ,  which can th e re fo re  conveniently rep re sen t th e  two 
p o ss ib le  binary conventions r,0” and n 1**. Such b is ta b le  u n its  
e x is t  in  alm ost every e le c tro n ic  computer, e i th e r  in  word r e g is te r s  
o r s in g le  d ig i t  s to re s ,  and very high speeds of opera tion  can be 
achieved.
The f i r s t  re fe ren ce  to  such a c i r c u i t  seems to  be
due to  Eccles and Jordan^1 in  1919J th is  was a very sim ple c i r c u i t
in co rp o ra tin g  two tr io d e  v a lv es . Since then , f a r  more e lab o ra te
E llc i r c u i ts  have been developed , mainly in  an attem pt to  in c rease  
th e  speed of operation  and s ta b i l i ty  of th e  c i r c u i t s .  A ty p ic a l  
c i r c u i t ,  using pentode valves and operating  a t  a speed of 1 Mc/s, 
was used in  the Manchester Mark I I  computer1? * ^ ,  though th is  i s  n o t
/ t h e
th e  u ltim a te  l im it ,  which has s in ce  been in creased  to  10 M c /s ^ .
The a l te rn a t iv e  to  the valve binary  elem ent i s  th e  
use  of t r a n s is to r s .  In  the e a r l i e r  s ta g e s , p o in t-co n tac t type 
t r a n s is to r s  were used which, due to  t h e i r  c h a ra c te r is t ic ,  
req u ired  only one t r a n s is to r  per s ta g e . Manchester U n iversity  
used these a t  a pu lse  r e p e t i t io n  of 125 kc/s^* , bu t th e i r  
r e l i a b i l i t y  was poor. The ju n c tio n  t ra n s is to r s  proved to  be 
f a r  more r e l ia b le  than th e  p o in t-co n tac t type but, a t  the tirae, 
the  speed of opera tion  was lim ited  to  about 50 k c /s -^ ; however, 
th i s  was not a se rio u s  m atter fo r  the p re sen tly  conceived machine. 
Since 195o, high speed t r a n s is to r s  have been developed, g iv ing  
opera tion  speeds of 10 Mc/s and h ig h e r ^ .
At th e  time (195b) th e re fo re , i t  seemed, from th e  
foregoing statem ents, th a t  the  id e a l  system of word s to rag e  f a r  
th e  p a r t ic u la r  computer would be s h if t in g  r e g is te r s  using  valve 
or ju n c tio n  t r a n s is to r  b is ta b le  u n its  and i t  was necessary , 
th e re fo re , to  consider th ese  two in  more d e ta i l .
The g re a t advantages of the  t r a n s is to r  binary 
compared to  the  valve  b inary a r e : -
(a) low power consumption -  no h ea ters  and g en era lly  lower 
power le v e ls ;
(b) apparent r e l i a b i l i t y  -  no ageing due to cathodic 
d e te r io ra tio n  giving low em ission;
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(c) low impedance c i r c u i ts  due to  th e i r  in h e re n t p ro p e r tie s , 
which a s s i s ts  s t a b i l i t y ,  and
(d) sm all volume.
Of these p o in ts , only (b) was in  doubt, due to  the 
long ex istence  and hence experience ox valves and r e la t iv e ly  
sh o rt ex istence  01 t r a n s is to r s ;  although th ere  i s  s t i l l  no 
apparent reason why a t r a n s is to r  should a l t e r  i t s  c h a ra c te r is t ic  
over a long period  of time in  a normal environment,
A f i f t h  p o in t was in v es tig a ted , however,- namely 
cost, which i s  im portant i f  th e re  are  to  be a la rg e  number of 
binaxy u n its  in  the computer. I t  was found th a t  a t  th e  tim e, 
whereas a s u ita b le  double tr io d e  valve cost about 18/ - ,  a s in g le  
ju n c tio n  t r a n s is to r  cost about 25/ - ,  thus g iv ing  a p r ic e - r a t io  
fo r  the a c tiv e  elements of a binary u n it  or about 3 :1 , As th e  
cost of th e  computer was to  be kept to  a minimum, i t  was decided 
to  use valve binary u n i ts ,
A f in a l  p o in t which aided th is  dec is io n  was th a t  the 
t r a n s is to r s  were s t i l l  undergoing development. There was a 
p o s s ib i l i ty ,  th e re fo re , of the se le c ted  t ra n s is to r s ,  i f  used, 
becoming obso le te , whereas the probable valve types considered 
were w ell e s tab lish ed  and u n lik e ly  to  become o b so le te ,
/ 3 ,U Control Gates
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3.U Control Gates
Here the  choice of components was more 
r e s t r i c te d ,  th e re  being the  p o s s ib i l i ty  of (a) magnetic cores, 
o r (b) e le c tro n ic  dev ices; both therm ionic and semiconductor 
types being considered.
As regards magnetic g a tes , th ese  a re  more su ite d  
to  an e n tire ly  m agnetic system of temporary s to rag e  (as  in  
S ec tion  3 .3 ) , though they have an advantage compared to  the 
e le c tro n ic  gates d iscussed below where a number of in p u ts  to  
the g a te  i s  req u ired , th is  being achieved by the use of 
a d d itio n a l windings on the core .
The most common form of e le c tro n ic  gate  i s  the 
diode gate , f o r  which p o in t con tact and ju n c tio n  semiconductor 
diodes have been used to  a considerable ex ten t, due to  th e i r  
sm all s iz e  and power consumption compared to  the vacuum diode 
w ith i t s  a d d itio n a l h ea te r  power. Where the gate has to  d riv e  
a  number of loads, common p ra c tic e  has been to  follow  th e  diode 
gate  by a tr io d e  valve or t r a n s is to r ,  ra th e r  than the  a l te rn a t iv e  
p o s s ib i l i ty  of tr io d e  g a tes  which tend to be more c o s tly .
Considering the  r e la t iv e  co s t of th e  e le c tro n ic  g a te s , 
th e re  a re  four p o s s ib i l i t i e s ,  assuming one follow s common p ra c tic e :
(a) Vacuum diodes and tr io d e s .
(b) Semiconductor diodes and vacuum tr io d e s .
(c) Vacuum diodes and t r a n s is to r s .
/ (d )  Semiconductors
(d) Semiconductor diodes and t r a n s is to r s .
As was seen in  Section  3 .3 .2 , th e  co s t o i th e  t r a n s is to r  was much 
g re a te r  than th e  vacuum, t r io d e  ( in  1956) so th a t  th is  tended to  
remove the p o s s ib i l i t i e s  (c) and ( d ) .  Upon in v e s tig a tio n  o f th e  
r e la t iv e  p r ic e s  oi d iodes, i t  was iound th a t  s u ita b le  semiconductor 
diodes were p riced  a t  V -  each compared to  th e  vacuum double diode 
a t  9/ - .  In a d d itio n , th e  semiconductor diode provides a sav ing  
of h ea te r  power and p h y sica l space; thus p o ss iti  l i t y  (b) seemed 
to  be th e  most prem ising, and (c) th e  l e a s t .
Based on th e  foregoing remarks, a  p ro v is io n a l 
computer design was considered in  order to  provide an estim ate  of 
co s t fo r  a sm all d ig i t a l  computer, whose primary use was io r  
teach ing  purposes.
%
> - r -  s ' i s ,  - C & r
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U. Valve Computer
I t  i s  d e s ira b le  th a t  th e  computer should f u l f i l  
th e  fo llow ing co n d itio n s:
1 . S im p lic ity  of use
2 . R e liab ility -
3 . Base of dem onstrating i t s  operation
k . F lex ib ility -
S. Low cost
6 . Small s iz e  fo r  ease of movement*
As a r e s u l t  of the  considera tions in  S ection  3 ,  a  
p ro v is io n a l design was drawn up fo r  a f ix e d  p o in t binary computer, 
in  which the main s to rage was to  be magnetic cores (S ection  3 .2 ) 
and a l l  e le c tro n ic  elements would be therm ionic valves and semi­
conductor diodes (Sections 3.3 and 3 .U ).
U.1 General Requirements
Hie computer co n sis ts  b a s ic a lly  of f iv e
se c tio n s :
( i )  S tore
( i i )  A rithm etic Unit
( i i i )  Control U nit
( iv )  Tfoing U nit
(v) Power S upp lies.
In  ad d itio n , th e re  i s  the  p e rip h e ra l equipment f o r  tra n s fe r r in g
/  in f  ozmation
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in form ation  to  and from th e  computer*
In considering  th e  design of th e  computer, c e r ta in  
co sts  a re  (a) e s s e n tia l ly  constan t o r (b) m ainly dependent on the  
word len g th , w h ils t (c) the  s to r e  i s  dependent on the  number of 
words (s to rag e  lo c a tio n s ) .
Iw2 Word Length
The item s (b) whose co s t i s  dependent on th e  
word leng th  a re  the temporary sto rage r e g is te r s ,  whose cost can be 
expressed as
R ■ a.w where a i s  a constan t being th e  cost 
of a s in g le  d ig i t  s to re  and w i s  th e  
number of d ig i ts  in  a word.
On these grounds, th e re fo re , i t  i s  d es ira b le  to keep the  word 
leng th  to  a minimum. On the  o ther hand, the word leng th  i s  a lso  
dependent on the  computing accuracy requ ired  in  the case of 
numbers and th e  accommodation of a l l  the necessary in form ation  in  
the  case of in s tru c t io n s .
U .2.1 Number Form
From a purely dem onstration po in t of view, 
th e  accuracy oi computation i s  n o t very im portant b u t, from th e  
secondary p o in t of view of u sefu lness, i t  was decided th a t  an 
abso lu te  minimum accuracy of U decimal d ig i ts  could be to le ra te d , 
equ ivalen t to  lh  binary d ig i ts  ( 16 , 3 83 ) 3in  ad d itio n  to  which must
/b e
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be added 1  b inary  d ig i t ,  to  in d ic a te  a  p o s itiv e  o r n eg a tiv e  number, 
g iv ing  a t o t a l  minimum word leng th  o f  1$ b inary  d i g i t s .
As regards the  number re p re se n ta tio n , too methods are  
namely : -  
(sign ) and (ab so lu te  v a lu e ); 
tru e  complement modulus 2 lo r  negative va lues, 
assuming th a t  the modulus oi a l l  numbers i s  le s s  
than u n ity .
The f i r s t  method has th e  advantage of being in  th e  (human) 
conventional form, but i t  i s  no t so convenient fo r  th e  computer, 
which would have to  carry  out sign  te s t s  before each a r ith m e tic a l 
opera tion , r e s u l t in g  in  a slowing down of the machine. Thus,
+(A) + (-)(B ) 
would hare to  be in te rp re te d  by the machine as 
♦(A) -  (+)(B)
th a t  i s ,  the  a d d itio n  operation  becomes one of su b tra c tio n .
One machine ( th e  ETL I I I )  a t  l e a s t  has been b u ilt* ^  
u sin g  th is  convention, b u t in  general, the a l te rn a t iv e  (b) has 
been used. In  th is  convention, a negative  number n  i s  rep resen ted  
by (C -  n) where C i s  a constan t which must be g re a te r  than th e  
la rg e s t  number th a t  can be s to red  in  a r e g is te r  which, in  th e  
p resen t case, i s  j u s t  le s s  than u n ity . 3n th is  case, the  n ex t 
la rg e s t  number ( in  the  b inary  sca le ) i s  2 * “ 2 and, th e re fo re , C * 2 
and a negative number n w i l l  be represen ted  by 2 -  n ; the  la rg e s t
/  negative
a v a ila b le ,
(a)
(b)
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n eg a tiv e  number permitted, id  11 be - 1 ,  which i s  rep resen ted  by 
2 -  1 * 1 *0 000 . . . .  So th a t  any number x w i l l  l i e  in  th e  range 
1  >  x  ^  - 1 .
I t  w i l l  be seen, th e re fo re , th a t  w ith th is  system th e  
most s ig n if ic a n t  d ig i t  ( to  the l e f t  of the b inary  po in t) i s  always 
zero f o r  a  p o s itiv e  number and u n ity  fo r  a negative  number. With 
th is  system of s ign  convention, ad d itio n  and su b trac tio n  can be 
c a rr ie d  out d ire c t ly  w ithout any sign  te s t in g .  In  the case of 
m u ltip lic a tio n  and d iv is io n , however, the (sign ) (modulus) 
convention has the advantage over the  complement system but, as 
these  operations a r e  generally  slower and f a r  le ss  freq u e n t, th is  
does n o t give r i s e  to  a preference fo r  th e  former re p re se n ta tio n , 
which was th e re fo re  d iscarded .
i;.2 .2  In s tru c tio n  Form
The general form of a computer in s tru c t io n
word co n s is ts  o f:
( i )  Function D ig its
( i i )  Address D ig its
( i i i )  M odifier D ig its
( iv )  M iscellaneous D ig its .
( i )  The fu n ctio n  d ig i ts  are used to  inform th e  computer of the 
operation  to  be c a rrie d  ou t, i . e . ,  add, s u b tra c t, e tc . ,  and each 
such fu n c tio n  i s  given a number; so i f  the number of functions
/re q u ire d
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req u ired  i s  F, th e n  the  corresponding numbers of binary  d ig i t s  f  
in  the order w il l  be such th a t  2* ^  F.
( i i )  Hie address d ig i t s  give th e  lo ca tio n  of a l l  in s tru c t io n s  
and numbers in  the  s to re  and th e  number of d ig i ts  a  w i l l  be such 
th a t  2a  >  A, where A i s  th e  requ ired  number of s to re  lo ca tio n s  
o r addresses* Hie number of addresses in  any one in s tru c tio n  
v a r ie s  from one to  lo u r, according to  the  p a r t ic u la r  computer, 
so th a t  the t o t a l  address d ig i ts  a* ■ k .a , where k i s  th e  number 
of add resses. In  m ulti-address computers, the addresses may- 
desig n a te  (a) the  sto rage  lo ca tio n  of a number or numbers to  be 
operated on; (b) the  lo ca tio n  of the r e s u l t  of the  operation  and
( c) in  a non-sequen tia l computer, the lo c a tio n  of the nex t 
in s t ru c t io n .
( i i i )  Hie m odifier d ig i ts  b fo r  order m odification  to  be 
provided, a re  such th a t  2b ^  B, where B i s  the number of B-m odifier 
r e g i s t e r s .  I f  an in s tru c tio n  i s  to  be l e f t  unmodified, then i t  i s  
common to  regard Bo B 0 as a non -ex isten t B -reg L ste r,- th a t  i s ,  a 
r e g i s te r  containing zero, th is  being the e a s ie s t  method of d ea lin g  
w ith  non-modified and modified in s tru c tio n s .
( iv )  The m iscellaneous d ig i ts ,  i f  ex is tin g , may be used fo r  
s p e c ia l  purposes, such as op tional stopping o f the computer, e t c .  
Hius, i f  ( iv )  i s  excluded, the to ta l  word length of an in s tru c tio n
t  * f  + ka ♦ b d ig i ts
and th is  must be considered in  th e  l ig h t  of reasenable values of
/F ,  A, k
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F, A, k and B.
In  the sim ple computer envisaged, the  number of 
fu n c tio n s  appeared to  l i e  w ithin  the range o i 9 to  16, le s s  than  
th i s  f ig u re  would be ra th e r  lim ited , though not im possible, and 
a g re a te r  number would seem unnecessarily  am bitious fo r  the 
purpose* Thus, the value of f  was made equal to  U.
In  the case of the number of sto rage  lo c a tio n s ,
Booth has suggested th a t  a f a s t  s to re  of 512-1021; words was a
good p ra c t ic a l  s iz e , to g e th er with a la rg e r  backing store®®-^®* 
For th e  main purpose envisaged, i t  seemed th a t  to  co n stru c t a 
s to re  having a minimum of 256 loca tions would be accep tab le , thus 
making a ^  8*
So f a r  as ( i i i )  was concerned, one B -re g is te r  was
considered adequate in  ad d itio n  to Bo ■ 0 , giving b * 1 . I t
was re a lis e d  th a t  the uses of the B -re g is te r  would be lim ited  
by lack  of numbers, bu t th e  cost of r e g is te r s  i s  r e la t iv e ly  high 
so th a t  d if f e re n t  m odifiers would be s to red  in  th e  main s to re  and 
t r a n s f e r  in s tru c tio n s  would be av a ilab le  between the two*
There d id  not appear to  be any need f o r  
m iscellaneous d ig i ts  ( iv ) ,  so th a t  the minimum value of t  would 
be
t  ■ i t + 8 + l  “ 13 ( i f  k * l ) .
This i s  le s s  than th e  number requ ired  by the number word length  
( l$) which would, th e re fo re , appear to be a s a tis fa c to ry  f ig u re
/a llo w in g
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allow ing th e  a d d it io n a l d ig i ts  t.o be kep t t o r  doubling the s iz e  
of the main store,num ber oi functions or m odifier re g is te rs*
I f  k were g re a te r  than 1 , then the minimum value of 
t « l 4. + l 6  + l « 2 1  would be f a r  in  excess of 15 ,  so th a t  i t  i s  
convenient to  use a Single-Address In stru c tio n *  Thus i t  was 
decided to  use the in s tru c tio n  rorm:
F S M
^  Id
where F denotes the  function  d ig i ts
S the s to rage lo ca tio n  or address 
M the m odifier -  0  * non modified 
1 * modified
I t  i s  in te re s t in g  to  note th a t  the EDSAC I  word length  
was 17, w ith the p o s s ib i l i ty  or coupling two words to g e th e r f o r  
a d d it io n a l  accuracy of num bers^*.
Iw3 S ize of Main S tore
The cost of the main s to re  i s  dependent on both 
th e  number of lo ca tio n s  and word length, so th a t  i t s  co st i s  mainly 
o f the  form:
S ■ b*H*w. where b i s  the cost fo r  each b i t  of in form ation  
s to red ,
W i s  th e  number of words to be s to red , 
w i s  the number of d ig i ts  in  each word as 
b efo re .
/ i n
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in  a d d itio n  to  which, th e re  i s  the co st of' the address s e le c to r  
system .
The value of w has already been f ix e d  in  the  
previous Section  as equal to  15, and W was suggested as being 
256 or 512, giving a re su lta n t  number of b i t s  W.w * 38UO or 
7680 re sp e c tiv e ly .
Considering now the  co s t of such a s to re  w ith 
re fe ren ce  to  F ig . 1, i t  i s  seen th a t  the corresponding p o in ts  on 
the  graph are  A and B, th e  l a t t e r  being about bP% h igher in  co s t; 
a t  po in t C, a fu r th e r  doubling in  the s iz e  of s to re  produces a 
co s t of about l j  times A ( fo r  h times the s iz e ) . An in term ed ia te  
p o in t between B and C can be found fo r  which the  co s t l i e s  about 
half-w ay between A and B. As th is  i s  not a standard  s iz e  of 
m atrix , the  b i t  dimensions of which a re  u su a lly  16 or 3 2 , th e  
r e s u l ta n t  co s t might w ell be h ig h er. Also, th e  co s t of the 
address s e le c to r  system becomes re la tiv e Jy  expensive i f  i t  i s  no t 
being f u l ly  u t i l iz e d ,  as in  the  non-standard case when W i s  n o t 
equal to  an exact power of 2 .
I t  was decided, th e re fo re , to  provide s to rage space 
f o r  256  words of 15 b in a ry -d ig it len g th .
lj,.U The A rithm etic U nit
The a rith m etic  u n it  was to  provide autom atic 
ad d itio n , su b tra c tio n , m u ltip lic a tio n  and d iv is io n  w ith  both
/p o s i t iv e
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p o s it iv e  and negative  f ix ed  p o in t f ra c t io n a l  numbers, g iving the 
c o r re c tly  signed r e s u l t  in  a l l  cases.
ftie p o ssib le  modes of operation  a re  s e r i a l  and 
p a r a l l e l ,  the  main advantage of th e  l a t t e r  being speed b u t w ith 
much g re a te r  com plexity. As speed was n o t im portant in  t h i s  
p a r t ic u la r  computer, i t  was decided to  operate  i n  th e  s e r i a l  
mode, thereby reducing the cost of the  equipment. For example, 
f o r  th e  ad d itio n  of two nujnoers of length  w, only one adding 
u n i t  i s  requ ired  in  the s e r i a l  mode, whereas in  h ie p a r a l le l  
mode w adding u n its  would be necessary .
k*$ Operation Timing
The sequence of operations to  be c a rr ie d  o a t 
in  th e  computer can be divided in to  fo u r sec tio n s  2
(1) S e lec t the s to rage  lo ca tio n  ox th e  in s tru c t io n  to  be 
c a rr ie d  out -  th e  p resen t in s tru c tio n  ( P .I . )
(2) T ransfer th e  P . I .  to  a  temporary r e g i s te r  so  t h a t  (3) 
can be obeyed.
(3 ) S e le c t th e  sto rage lo ca tio n  of th e  mra>er to  be used 
in  th e  P . I .  and se t-u p  the fu n c tio n  to  be c a rr ie d  o u t .
(M  Obey th e  P . I .
Repeat (1) to  (U) as  long as  req u ired .
3he d u ra tio n  o f operations (2) and (ij) i n  a  s e r i a l
/machine
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machine w i l l  norm ally be equal ana determined by the word leng th  
w and th e  p e rio d ic  tim e K secs of the  clock p u lse , so t h a t  th ese  
op era tio n  times w i l l  be w. secs each. In  some cases, however, 
such as m u ltip lic a tio n  and d iv is io n  th is  time in te rv a l  w i l l  u su a lly  
have to  be increased*
In  the case of a s in g le-address  computer, a counter 
i s  used lo r  th e  P .I .  lo ca tio n , u n ity  being added to  th is  c o n tro l 
counter p r io r  to  the P .I .  address s e le c to r  being s e t  up (o p era tio n  
( I ) ) .  This whole operation  i s  q u ite  f a s t  and takes a time o f 
about 2 .'T  secs in  a medium-speed computer.
Operation (3) i s  s im ila r ly  f a s t ,  the  number address 
being  in  th e  P .I .  temporary re g is te r ,  or con tro l r e g is te r  as i t  i s  
commonly ca lled , and the  time taken w i l l  again be about 2 .  'X s e c s .
Thus, fo r  th e  normal operation , th e  t o t a l  tim e taken 
f o r  the  fo u r operations w il l  be
T ■ 2 ^ . ^  + k**t secs 
and i f  w ■ 15, then
T * 3 ^ ‘f  secs .
I f  the  computer i s  no t to  be too slow, then must be kept 
reasonably sh o rt, th a t  i s ,  the clock pu lse  re p e t i t io n  r a te  must be 
k ep t as high as p o ss ib le .
When reviewing the  clock frequencies of previous 
computers, i t  was observed th a t  the m ajority  operated a t  clock
frequencies  of le s s  than 150 k c /s  w h ils t a few operated a t  1  Mc/s
/o r
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o r above* Generally speaking, pulse c i r c u i t  techniques become 
more d i f f i c u l t  as the freq u en c ies  become in  excess of 100  k c /s ,  
due to  the e f fe c ts  of s tra y  capacitance of the c i r c u i ts  and, a t  
very  high frequencies , tro u b le  may be found w ith delay tim es in  
long cables* F urther, the time taken to  e x tra c t a number from 
th e  magnetic core s to re  i s  of the order of 5 -  lOps23-, un less  
s p e c ia l  techniques are used.
As a r e s u l t  of the above reasoning, a clock frequency 
of 100 k c /s  was chosen, giving *1 = 10ps and a normal operation  
time of 3U0ps, or about 3000 o p era tio n s/sec . In a d d itio n , i t  
would be arranged th a t  slow-speed operation (about 1 c /s )  would 
be a v a ila b le  fo r  dem onstration purposes.
U«6 Input-Output F a c i l i t ie s
Normally, input and output of inform ation i s  
c a r r ie d  ou t ty  means of punched-cards o r paper tap e , the tendency- 
being towards th e  l a t t e r  medium. One of the advantages of the
l a t t e r  i s  convenience of storage^ on th e  o ther hand, the former 
i s  probably th e  e a s ie r  to  read v isu a lly  but, in  general, appears 
to  be more bulky. I t  was decided, th e re io re , to use standard  
5—hole  paper tape equipment* In add itio n , lamp in d ic a tio n  would 
be used f o r  the  purposes of demonstration so th a t  th e  observer 
would be able to  fo llow  th e  mode of operation oi the  computer a t  
slow speed*
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U.7 F in a l Arrangement
To summarize the  foregoing s e c tio n s , th e  r e s u l t ­
in g  computer s p e c if ic a tio n  was as fo llo w s: -
(a ) S ing le-address in  s e r i a l  operation .
(b) Numbers in  fix ed  p o in t, w ith in  the  range 1  > x  >  - 1
(c) 16 p o ss ib le  fu n c tio n s , as given in  Appendix I I I .
(d) Main s to r e :  256 words of 15 d ig i ts  len g th .
(e) One B -re g is te r  f o r  order m odification .
( f )  Input and output oy means of 5-hole paper tap e .
(g) Clock frequency 100 k c /s , g iv ing  a normal operation
speed of about 3000  per second.
(h) A ctive elements to  be thermionic tr io d e s , and in  
some cases pentodes, and semiconductor p o in t co n tac t 
d iodes.
( i )  The estim ated power consumption was 2 .5  to  3kW and the  
co st £2 , 200 , excluding the input and output equipment.
The block schem atic diagram lo r  th is  computer i s  given in  F ig . 2 
and i s  b r ie f ly  described below.
As can be seen from the diagram, the contents oi the  
Tiiain s to re  can be se le c te d  through a decoder 5DC from e i t h e r  th e  
c o n tro l counter, CC, or con tro l r e g is te r ,  CR, according to  th e  
sw itches marked I  and 0, corresponding to the in s tru c tio n  
s e le c tio n  time and number se le c tio n  o r operation tim e.
/Assume
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Assume that* i n i t i a l l y  the co n tro l counter i s  s e t  to  
zero  and th a t  the  in s tru c tio n —switches a re  closed* Ihe s to re  
decoder then s e le c ts  the i ’i r s t  lo ca tio n  of the s to re  (0 ) and, ty  
means of the tim ing pulses (not shown in  the  diagram) tran sm its  
th e  in s tru c t io n  P .I .  th e re in , v ia  I 2 , to  the co n tro l reg is te r*
As tn e  f i r s t  d ig i t  ( th e  B-m odiiier d ig i t)  emerges from th e  s to re  
i t  i s  te s te d  and opens or closes the "Mod11 sw itch, according to  
whether the d ig i t  i s  110 ,f or ,ti"  re sp e c tiv e ly . In  th e  l a t t e r  
case , th e  contents of the  B -reg is te r , BR, a re  added to  the  ou t­
p u t of th e  s to re , modifying the in s tru c tio n , before passing  i t  
in to  CR. The contents of BB are a lso  re c irc u la te d , so th a t  
they can be used over a succession of in s tru c t io n s .  This 
completes the  in s tru c tio n  period with the  P .I .  in  the c o n tro l 
r e g i s te r  and the I-sw itches opened.
Tne operation  obeying sw itches, Ol to  O3 ,  a re  now 
closed , s e t t in g  up the lo ca tio n  of a number in  any sto rage  
lo c a tio n  S, given ty  the p resen t source or d e s tin a tio n  PS d ig i t s ,  
and the fu n ctio n  being decoded in  the  fu n ctio n  decoder FDC. She 
ou tp u t of the decoder, which is  fed  to  the arith m etic  u n i t  AU, 
i s  used to  co n tro l th e  gates in to  and out of the accumulator A, 
a  r e g i s te r  R, B -re g is te r  and inpu t and output equipment, which i s  
assumed to  be p a r t  of AU in  the diagram.
In the case of s h i f t  and jump orders in  which the  
s to re  i s  n o t used, the  PS d ig i ts  are tre a te d  as in te g e rs  passed
d ire c t ly  to  the AU through On or to  the con tro l counter through
/O j.
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Oj. F in a lly  a stop  order simply prevents the generation  of the 
tim ing waveforms a t  the  end of the in s tru c tio n . On completion 
of th e  o rder being obeyed, a s in g le  pulse i s  app lied  to  the  
co n tro l counter a t  OC, except in  the case of jump orders which 
in h ib i t  th e  +1 p u lse . The cycle oi operations i s  then repeated  
w ith  th e  n ex t in s tru c tio n  being ex trac ted  from the s to r e .
In  f a c t ,  th i s  computer was never constructed  due to  
p ressu re  of o th er work, mainly the construction  of an Analogue 
Compwter5&f a t  the  tim e. Ejy the time the  d ig i t a l  ccmputer 
p ro je c t  was resumed in  19^8 , fre sh  thoughts on the  m atter led  to  
th e  conception of a somewhat d if fe re n t  computer, mainly due to  
th e  impetus in  the semiconductor f ie ld .
The reason fo r  including  the contents of th is  
chap ter i s  mainly to  show something of the h is to ry  of the  f i n a l  
computer, and a lso  what could be reasonably considered as a 
workable minimum s iz e .
M See f l l .
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T ran s is to r Computer -  General C onsiderations 
Before considering the d e ta i ls  of th e  T ran s is to r 
Computer, the h i s to r ic a l  development and reasons f o r  changing the 
computer design w i l l  be d e a lt  w ith in  the follow ing s e c tio n .
£ .1  H is to r ic a l Development
When the d ig i t a l  computer development was 
resumed in  1958, i t  was noted th a t  the p rices  of t r a n s is to r s  had 
f a l le n  considerably  and the p o s s ib i l i ty  of using t r a n s is to r s  
in s te a d  of valves was more seriously  considered, due to  th e i r  
o th e r advantages already enumerated in  Section 3 *3.2. Upon 
in v e s tig a tio n , i t  was found th a t  the cheapest t r a n s is to r  a v a ilab le  
having reasonable p ro p e rtie s  appeared to  be th a t  manufactured by 
Hie General E le c tr ic  Company Ltd. under the  type No. GET3. In 
p a r t ic u la r ,  i t  had a reasonable grounded em itte r  cu rren t gain  cu t­
o ff  frequency f ^  of about 1 Me/s and a p iic e  of 10/ -  compared to  
th e  d o u b le -trio d e  p ric e  of 18/ - .
Also, during 1958, the Computing Department of the 
U n iv e rsity  was s e t  up under the d ire c to rsh ip  of Dr. D.C. G llle s . 
When th e  Author made th e  acquaintance of Dr. G illes towards the 
end of th a t  y ea r, he made sev era l suggestions, based on 
m athem atical grounds, which would make the computer more 
v e r s a t i l e .  These weres-
( 1) To increase  the  word length and hence the accuracy of 
c a lc u la tio n .
/ (2 )  To
-  lib -
( 2 ) To provide a d d itio n a l cond itional—jump o rd ers , p o ssib ly  
some lo g ic a l  orders and a stan d ard ise  o r norm alise o rder, 
so th a t  f lo a tin g -p o in t  a rith m etic  could be more e a s i ly  
programmed* In add ition , space in  the order code should 
be l e f t  f o r  the add ition  of block t ra n s fe r  orders to  and 
from a back ing-sto re , such as a magnetic drum, to  be 
added a t  a l a te r  d a te .
(3) To use function  numbering ra th e r  than le t te r in g ,  as th is  
would enable standard te le p r in te r  equipment to be used 
w ithout th e  continual use of l e t t e r - s h i f t  and f ig u re
s h i f t  in s tru c tio n s  having to be punched on th e  paper 
tape , which i s  both time-consuming and w astefu l of ta p e .
As i t  was considered d es irab le  to  m aintain  th e  
p o s s ib i l i ty  of 102U sto rage locations (though on3y 256  would be 
included i n i t i a l l y )  and the cost of the main s to re  being one of 
th e  m ajor item s (about 2%) and p roportional to  the word leng th , 
i t  was decided to  consider double-length number operation  to  
in c rease  the  accuracy of working s im ila r , in  p r in c ip le , to  th a t  
used in  EDSAC I  and the Manchester computers, which had word 
leng ths of 17 o r 3 U d ig i ts  and 20 or kO d ig i ts  re sp e c tiv e ly .
Thus th e  space occupied by an in s tru c tio n  would s t i l l  be one 
lo ca tio n  of 15 d ig i ts  bu t arithm etic  could be ca rried  ou t w ith 
15 o r 3 0  d ig i ts ,  according to  the function  d ig i ts  of the  
in s tru c t io n ;  the  two halves 01 a double—length  number being
s to red  in  adjacent storage lo ca tio n s .
/T h is
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This means a doubling of the a r ith m e tic a l orders in  
a d d itio n  to  those brought about by the suggestions in  (2 ) above* 
I t  was im p rac tica l to  accept a maximum of 16 functions and t h i s  
f ig u re  was accordingly increased  to  3 2 , req u irin g  5 b inaiy  d ig i t s  
in  th e  in s tru c tio n *
Assuming the maintenance of 10 d ig i ts  lo r  the 
s to rag e  address lo ca tio n s , th is  now f i l l e d  the 15- d ig i t  word 
leng th  w ithout leaving a space fo r  in s tru c tio n  m odification  by a  
B - re g is te r .  In order to  overcome th is  w ithout in c reasin g  the 
word leng th , which might, in  fa c t ,  have been worthwhile, a modify 
in s t ru c t io n  was introduced so th a t  the contents of any sp e c ifie d  
s to rag e  lo ca tio n  could be added to the nex t in s tru c tio n  before 
being passed to  the co n tro l r e g is te r .  The B -re g is te r , however, 
was to  be re ta in ed  as a ”counting11 r e g is te r  fo r  use in  i t e r a t iv e  
p rocesses req u irin g  a number of p rescribed  cy c les•
The in s tru c tio n  form now became*
F____________ _______
I f !  TM ^
2 3 TO
Due to  the increased  number of functions, the function  d ig i t s  were 
separa ted  in to  two decimal numbers T and Fn, ranging from 0  — 3  
and 0  -  7 re sp ec tiv e ly , ra th e r  than one decimal number ranging
/from
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from 0  -  31, thua  a id ing  the human memory akin to  the  l e t t e r  system 
i n  the e a r l i e r  computer.
In  th is  system, T gave th e  type of order th u s :
0  ■ co n tro l orders
1  ■ s in g le - le n g th  number orders
2 "  double-length number orders
3 * a u x ilia ry  orders,
w h ils t  Fn gave the  a c tu a l fu n c tio n s ,-  add, su b tra c t, jump, e tc .
I t  seemed, however, th a t ,  in  general, i f  both s in g le -  
and double-length  a rith m etic  were to  be av a ilab le , the tendency 
would be to  use th e  l a t t e r ,  p a r tic u la r ly  i f  standard subroutines 
had been prepared fo r  double-length working. Also, i t  was f e l t  
th a t  th e  absence of the m odifier d ig i t  was to  be deprecated, due 
to  the  inconvenience of having to  in s e r t  an ad d itio n a l in s tru c t io n  
before every in s tru c tio n  to  be modified, and th a t  th is  would 
considerably  increase  the  number of sto rage loca tions req u ired  in  
the  average programme.
An order code was thus devised, in  which the  word 
leng th  was doubled to  30 d ig i ts ,  giving the same accuracy as th e  
double-length  working of the previous scheme, bu t two in s tru c tio n s  
were p laced in  one storage lo ca tio n . The B-m odiiier was 
re in troduced  and the number of functions m aintained a t  32 . This 
gave an in s tru c tio n  form composed thus:
-  t o  -
2nd Order (S+) | 1 s t Order (S)
r  I 8 k l M|  V | 5 UIM
5 5 l  i  5  8-----------1 1 d ig i t s
This lim ited  the s iz e  or s to re  to a maximum of 2^ ■ 512 i f  only
in s tru c t io n s  were s to red , and 2 ® * 256 i f  only numbers were 
s to re d ; in  p ra c tic e , th is  would mean a s to rage capacity  of about 
UOO lo c a tio n s . With th is  system, a l l  numbers would be loca ted  
in  odd number lo ca tio n s , i . e . ,  1 , 3 , 5 . . . . .  e t c . ,  whereas 
in s tru c t io n s  would occupy a l l  locations taken in  sequence, 0 , 1, 2 , 
3 , h , . . .  e t c . ,  as shown below:
In s tru c tio n
in  each space
or number in
any p a ir
e tc .
I t  might seem more lo g ic a l to  interchange the columns in  the  above 
diagram but fo r  th e  f a c t  th a t  the f i r s t  order of a p a ir  i s  on th e  
r ig h t  when tra n sfe rre d  to the  control r e g is te r ,  un less a p a r a l le l  
system of tra n s fe r  were used.
At th is  time (ea rly  1959) Mr. T.H. O 'Beim e of M essrs. 
B arr & Stroud l t d .  (Glasgow), approached Dr. O illes i n  order to  
a s c e r ta in  the p o s s ib i l i t ie s  or cariying out some work fo r  him in
/ th e
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th e  d i g i t a l  computer l i e  la ,  in  order th a t  the firm  might gain 
experience and en te r  th e  computer technique m arket. Dr. GLlles 
sa id  th a t ,  although he could no t help in  th is  m atter, the 
Engineering Department might oe in te re s te d  in  view o±* the  f a c t  
th a t  th e  computer to  be b u i l t  there  might be held up due to  
sho rtage o i tech n ic ian  s ta f f ,  and a meeting was arranged between 
Mr* 0 !B eim e and th e  Author.
I t  was explained to  Mr. O'Beirne th a t  the computer 
was b a s ic a l ly  designed ap art from d e ta i ls  and th a t ,  as  f a r  as 
M essrs. B arr & Stroud Ltd* were concerned, i t  would be mostly 
c o n s tru c tio n a l, w ith some development mostly to  s u i t  th e i r  
production  techniques. A fter several meetings, i t  was agreed 
th a t  M essrs. Barr & Stroud Ltd. would construct the computer 
and, as a r e s u l t ,  the d e ta i ls  of the computer were completed by 
jo i n t  c o n su lta tio n .
£•2 Size of Computer
By th i s  time, i t  was becoming apparent th a t ,  
though in tended  p rim arily  as a teaching device, the  computer was 
acq u irin g  more f a c i l i t i e s  and becoming much more a  sm all f u l l -  
sc a le  computer. In th is  l ig h t,  the whole question of s iz e  was 
reviewed, as i t  seemed th a t  the o r ig in a l word length  ol 15> d ig i ts  
was too sm all and, a lso , i t  was d esirab le  to  have more than one 
B-irtodifier r e g is te r ;  a t  the  same time, however, the c o s t had to 
be kept as near as possib le  to the o r ig in a l estim ate .
/A f te r
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A fter some considerable d iscussion , i t  was agreed th a t  
the  l 5- d i g i t  number was too sh o rt io r  reasonable accuracy when making 
allowance io r  sm all d iffe ren ces  of r e la t iv e ly  large  numbers, whereas 
a 30 - d i g i t  number was unnecessarily  la rge  fo r  most engineering 
c a lc u la tio n s  and an in term ediate  number of d ig i ts  might be more 
s u i ta b le .  I t  was f in a l ly  decided on a standard  word length  of 21  
d i g i t s , -  i . e . ,  a  nuracer of 19 d ig its  (approximately 6 - 7  decimal 
eq u iv a len t accuracy) plus sign and overflow d ig i t s .  The overflow 
d ig i t  i s  only used in  the re g is te rs  to d e te c t when a number has 
overflowed or exceeded the perm itted range. The normal word 
leng th  as s to red  in  th e  main s to re  i s  only 20 d ig i ts  long, so th a t  
the e f fe c tiv e  word length i s  only 20 d ig i ts  though 21 s h i f t  pulses 
a re  req u ired  fo r th e  s e r ia l  movement of the d ig i t  p a t te rn .  This 
word leng th  a lso  considerably eased the in s tru c tio n  con ten t, which 
was a lread y  o v e rf il le d , by gaining the ex tra  5 d ig i ts  over the  
o r ig in a l  l£ .
Rie decision  to increase th e  number of B -reg is te rs  
beyond one meant an increase  in  the number of B -re g is te r  d ig i t s ,
3 appearing to  be a reasonable value. This would allow  up to  7 
(only h i n i t i a l ly )  B -reg is te rs , plus the n o n -ex isten t zero 
r e g i s te r  f o r  n o n —m odification . I t  would have been p o ss ib le , of
course to  allow  only 2 d ig i ts  corresponding to  3 r e a l  B -re g is te rs , 
but th is  was d iscarded as there appeared to  be p len ty  of d ig i ts  
av a ila b le  and th is  method would not allow io r  fu tu re  expansion of 
the number of B -re g is te rs .
/ I t
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I t  was seen, from th e  order codes proposed a t  the 
end oi' 1958 th a t  most of the function  numbers were already  used 
and again  d id  n o t allow ro r  the  add ition  of orders th a t  appeared 
d e s ira b le , i r  n o t e s s e n t ia l .  An a d d itio n a l d ig i t  was thus 
a llo c a te d  to  the  function  p o rtio n  of the  in s tru c tio n , giving 
space fo r  a p o ss ib le  bk functions with 6 binary d ig i t s .  The 
rem aining 11 d ig i t s  (2 0 - 9 ) were adequately s e t  a s id e  fo r  the  
address lo ca tio n s , which would allow a to ta l  s to rag e  space of 20U8 
w ords,- considerably more than had been o r ig in a lly  in tended ,
Ih is  gave a f in a l  in s tru c tio n  form th u s:
n — m - - - - - - - - sr
b  3 ----------- U
The B -d ig its  of th is  in s tru c tio n  give the address of the  
B -reg iste r,w h ich  w il l  be used e ith e r  as an in s tru c tio n  m odifier 
o r as a  r e g is te r  address in  in s tru c tio n s  which are  c a rr ie d  out 
on th e  contents of a B -re g is te r , In  th e  l a t t e r  case, the 
in s tru c t io n  becomes of two-address form which cannot be B-modified 
a  s p e c ia l  modify order i s  provided, however, to  overcome th is  
d e fic ie n c y ,
Ey th is  tim e, th e  number of r e g is te r s  had increased  
to  seven, co n s is tin g  of k B -re g is te rs , 2 r e g is te r s ,  M and L, fo r  
a (most and le a s t  sign) double-length accumulator and a seventh 
r e g is te r ,  D, p rim arily  fo r  a m u ltip lie r  in  m u ltip lic a tio n  or the 
q u o tien t in  d iv is io n . This suggested an a lte rn a tiv e  approach to
/ th e
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the fu n c tio n  numbering 0  -  7 , in  which the seven r e g is te r s  were 
numbered 1 - 7  (zdro being the n o n -ex isten t B -re g is te r ) .  Four 
b inary  d ig i ts  would be a llo ca te d  to  the fu n c tio n s , i 'in a iJy  
reducing the  maximum number of sto rage lo ca tio n s to  102U words, 
which was s t i l l  q u ite  adequate, and producing an in s tru c t io n  of 
the  form :
in  which R i s  the  r e g is te r  to be used. However, th is  system, 
as w ith most systems of coding, had several anomalies and a lso  
lim ite d  th e  t o t a l  number of r e g is te r s ,  including  B, to  seven, 
which was n o t th e  case with the previous scheme. I t  was decided, 
th e re fo re , to  adopt th e  e a r l ie r  form given on page 5 2 .
The decision  on th is  in s tru c tio n  form having been 
taken, during the follow ing year various schemes of coding were 
considered before tne f in a l  order code, reproduced in  Appendix IV, 
was s e t t l e d .  Before th is  was compiled, however, the o v e ra ll 
estim ated  cost was reviewed because of the increased  word leng th  
and number of r e g is te r s .  I t  was found th a t ,  due mainly to  th e  
f a l l in g  p ric e s  of t r a n s is to r s ,  as shown ty the graph F ig . 3 , the 
o v e ra ll  co st of the computer could be kept w ithin  the  o r ig in a l  
f ig u r e .  This was possib le , providing th a t  the  main s to re  was 
lim ited  to  512 locations and there were only 10 r e g is te r s ,  th ese  
being B1 -  BU, M, L, D, I ,  S and C, where the nomenclature i s  as
/b e fo re
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b efo re , w ith  the ad d itio n  of' I ,  an In d ic a to r  Regis t e r  i  or examining 
the con ten ts of any s to rage  location^ S, a s to re  b u ffe r  r e g i s te r  
between th e  core s to re  and the computer and, C, the  co n tro l r e g is te r  
f o r  hold ing  the p re se n t in s tru c tio n  in  the co n tro l unit*
As w ith the  e a r l ie r  Valve Computer propounded in  
Chapter h, up t i l l  now i t  was envisaged th a t  the computer cycle 
would be co n s ta n t,-  th a t  i s ,  there  would be a lix ed  time fo r  
read ing  ou t and obeying the in s tru c tio n s , and also  fo r th e  tim es 
between th e se  o p era tio n s. I t  was now re a lis e d  th a t  th is  was n o t 
e s s e n t ia l  and fu r th e r  th a t ,  in  the m ajority  of cases of order 
m od ifica tion , i t  i s  th e  address portion  or th e  in s tru c tio n  th a t  i s  
m odified ra th e r  than the function  or m odifier address. I t  seemed 
lo g ic a l ,  th e re fo re , to  reduce the  length of the  B -reg is te rs  to 
th a t  of th e  address p o rtio n  of an in s tru c tio n , v iz .  11 d ig i t s  or 
approxim ately h a lf  a word leng th . This meant in  turn  th a t  fo r  
the  same co s t i t  would be possib le  to  alm ost double th e  number of 
B -re g is te rs  so th a t ,  in  f a c t ,  7 B -reg is te rs  could be provided 
in s te a d  of th e  o r ig in a l  U. I t  was considered d e s ira b le , however, 
s t i l l  to  be ab le  to  modify an e n tire  in s tru c tio n , and th i s  was 
provided f o r  by means of a sp ec ia l in s tru c tio n *  As the  scheme of 
constan t time in te rv a ls  mentioned above had now been broken by 
means of using half-word operations, the whole question of tim ing 
was in v e s tig a te d .
£•3 Speed of Operation
In the e a r l ie r  scheme discussed in  Chapter U,
/ i t
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i t  was seen th a t  a clock frequency of about 100 k c /s  was 
reasonab le  when using therm ionic valves* When t r a n s is to r s  are  
used, i t  i s  necessary  to  consider the e f fe c t  of frequency on 
th e  c u rren t gain* A number of b inaiy  u n its  were constructed , 
using the  GET 103 t r a n s is to r s ,  and these were found to  operate  
su ccess fu lly  up to  a frequency of about 120 k c /s ; however, 
when they were connected in  the form of a s h if t in g  r e g is te r  w ith  
unbalanced loading, the speed of operation was lim ited  to  about 
80 kc/s*  The choice, th e re fo re , lay between a lower clock 
frequency of about 50 kc/s or th e  use of higher frequency 
t r a n s is to r s ;  as the  cost or the l a t t e r  would have been q u ite  
considerab le , i t  was decided to  reduce the  clock frequency as 
speed of operation  was no t the primary fe a tu re  of the  computer*
As was seen in  Section 5 .2 , i t  was decided to  have 
v a r ia b le  operation  times to  accommodate f u l l -  and half-w ord 
length  operations and, as the clock frequency had been reduced, 
i t  seemed reasonable to  in v e s tig a te  the p o s s ib i l i ty  of fu r th e r  
reduction  in  operating  time by having minimum operation-tim es 
f o r  a l l  fu n c tio n s .
5 .3 .1  Minimum liming of Operations
The b a s ic  machine rhythm i s  as shown in  
F ig . k, in  which i t  i s  seen th a t  there a re  h periods, IWP, IWA, 
0WP and 0WA, these  being a p repara tion  and ac tio n  period of each 
of th e  in s tru c t io n  word and operations word resp ec tiv e ly  •
/D uring
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Curing IWP the in s tru c tio n , PI, whose loca tion  i s  given by the 
co n tro l counter, i s  read in to  the  S -re g is te r  and, i f  the o rder 
may be B-modii’ied , th e  B -d ig its  of the in s tru c tio n  a re  
tra n s fe r re d  to  a 3 -s tag e , B-address (BA) r e g is te r .  The 
contents of the B A -register are then te s ted  to  see whether or 
n o t th e  in s tru c tio n  i s  to be B-modified, according to  whether 
th e  contents of the BA -register are  no t-zero  or zero 
re sp e c tiv e ly . As was pointed out e a r l ie r ,  i t  would a lso  be 
p o ssib le  to  modify the whole in s tru c tio n  by means of the previous 
in s tru c t io n  function  [17] 1 C. Thus we see th a t th e  ac tio n  tim e,
IWA, can have th ree  du rations:
(a) S hort (F a s t) , corresponding to  a p a r a l le l  t r a n s f e r  from 
the  S - re g is te r  to the C -reg ister, i f  there i s  to be no 
m od ifica tion .
(b) Half-word duration , corresponding to  normal address
m odifica tion  by a B -reg iste r or function  , or,
(c) Full-word duration  (Normal), corresponding to comple'te 
m odification  a f te r  function [ 1 7 ] .
The corresponding IWA durations a re  3 pulses, lij. pulses and 2ij. 
pu lses re sp ec tiv e ly , as shown in  F ig . 5» These pulses c o n s is t
/o f
& Numbers given in  square b rackets, thus £ "J r e fe r  to  the 
F in a l Order Code function  numbers given in  Appendix IV.
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of two groups,- a fix ed  group of th ree  pulses follow ing a  v a r ia b le  
group of S h i r t  Pulses (S) equal to  0, 11 and 21 re sp e c tiv e ly  lo r  
the above th re e  d u ra tio n s ; thus a l l  in s tru c tio n s  are  tra n s fe r re d  
to  th e  C -re g is te r  in  the  minimum time*
During OWP, by which time the function  of the  PI has 
been s e t  up, u n ity  i s  added to  the  con tro l counter p repara to ry  to  
s e le c tin g  th e  next in s tru c tio n  and then the number in  th e  s to re  
se le c te d  by th e  PI i s  read in to  the S - re g is te r .  I f  reading of a 
number i s  requ ired  and i f  the order i s  non-B-modifiable, th e  
B -d ig its  are  now tra n sfe rre d  to  the BA -register to  s e le c t  the  
B -re g is te r  f o r  B -in s tru c tio n s . As with the in s tru c tio n  period , 
the  a c tio n  time v a r ie s  according to the function  as shown in  F ig .5, 
th ere  being f iv e  p o s s ib i l i t ie s  with the durations given in  numbers of 
pu lses as before:
(a) S hort (Fast) orders, which involve only p a r a l le l  
t ra n s fe rs  (3 p u lse s ) .
(b) H alf-leng th  orders, involving the B -reg iste rs  
(3 + 11 pu lses) •
(c) Normal fu ll- le n g th  orders (3 + 21 p u lse s ) .
(d) D ouble-length orders associated  with the double-length 
accumulator (3 + UO p u lse s)•
(e) V ariab le  (long) length orders, such as m u lt ip l ic a tia i ,  
e tc .  (V ariable number of p u lse s) .
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5*k Order Code
The complete l i s t  of functions i s  given in  
Appendix IV end, in  ad d itio n  to  the basic  functions of t ra n s fe r  
of numbers to  and from the  re g is te rs  and the  main s to re ,  a d d itio n , 
su b tra c tio n  and lo g ic a l operations, the follow ing in s tru c tio n s  are  
considered worthy of sp ec ia l mention.
5*1*.1 M ultip lica tion  C563
Because of i t s  r e la t iv e  importance, i t  was 
decided to  b u ild  in  an automatic m u ltip lie r  ra th e r than to  use a 
su b ro u tin e , as was used in  some of the e a r l ie r  machines, which 
would a lso  have to  occupy valuable sto rage space.
The two most common forms of automatic m u ltip lie r , 
which a re  described  below, are (a) the s e r ia l  m u ltip lie r  of the 
form shown diagranm atically  in  F ig . 6, and (b) the p a r a l le l  type 
shown in  F ig . 7 . U nfortunately, these m u ltip lie rs  only handle 
p o s it iv e  numbers, a co rrection  being introduced ty  means of a 
programme subroutine when negative numbers are a lso  occurring .
The mode of operation of the s e r ia l  m u ltip lie r  i s  
one o f continued add itio n , as w il l  be described with re le re n c e  
to  F ig. 6 , which does no t show the au x ilia ry  connections to  the 
s to re  or th e  sources of sh if tin g  pu lses. I t  i s  assumed th a t 
the m u ltip licand  and m u ltip lie r  are in  the re g is te r s  shown and
/ t h a t
-  -
th a t  the accumulator i s  i n i t i a l l y  c lea red . The two-gate shown^ 
i s  c o n tro lled  ty  the d ig i t  in  the le a s t  s ig n i i ic a n t  end oi‘ th e  
m u lt ip l ie r  r e g is te r  and i t  i s  arranged th a t ,  i f  th i s  d ig i t  i s  
zero , th e  ga te  i s  closed, whereas i f  i t  i s  u n ity , th e  g a te  i s  
opened.
Let us assume th a t  the le a s t  s ig n if ic a n t  d ig i t  of 
th e  m u lt ip l ie r  i s  u n ity  so th a t  th e  two-gate i s  open; a t r a in  
of s h i f t  pu lses  causes the contents of the m ultip licand  r e g is te r  
to  be passed through the  two-gate to  the Adder, the  o ther in p u t 
of th e  Adder being supplied from the most s ig n if ic a n t  h a lf  of th e  
double-length  accumulator (M.S.) to ttfiich the same s h i f t  pu lses 
a re  ap p lied , the  re su lt in g  sum being retu rned  to  the inpu t end of 
th e  accum ulator. At the same time, the m ultip licand i s  
re c irc u la te d  back in to  i t s  own r e g is te r  to be used again .
A s in g le  r ig h t  s h i f t  pulse i s  now app lied  to  the  
m u lt ip l ie r  r e g is te r  and double-length accumulator so th a t  the 
l e a s t  s ig n if ic a n t  d ig i t  of the  product en ters th e  le a s t  
s ig n if ic a n t  h a lf  of the accumulator ( l . s . )  and the next most 
s ig n if ic a n t  d ig i t  of the m u ltip lie r  con tro ls the tw o-gate. I f  
th i s  happens to  be a zero, then the two-gate i s  closed and the  
m u ltip licand  i s  no t added to  the accumulator con ten ts. Hie 
process continues fo r the  e n tire  word length ol the m u lt ip l ie r ,-  
i . e . ,  i t  req u ire s  w cycles fo r  a word length of w d ig i ts ,  and 
such a method i s  slow. Some speeding-up can be made by
/a rra n g in g
*  See th e  l i s t  of symbols in  Appendix I I .
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arranging  th a t  a zero in  the m u ltip lie r  causes an immediate r ig h t  
s h i l t  u n t i l  a one occurs, thus sav in g  the  unnecessary ad d itio n  
times*
The f a s te r  method of the  p a r a l le l  m u ltip lie r  shown 
In  T ig . 7 i s  to  he preferred* The m u ltip lie r  i s  s to re d  in  a 
r e g is te r  (n o t shown) whose output i s  supplied  to  w tw o-gates, 
one fo r  each d ig i t  Rl,R2 • • Rw-1,% of the w -d ig it m u ltip lie r ,  
and th e  m u ltip lican d  i s  supplied  s e r ia l ly  a t  in p u t D. I t  i s  
seen th a t  the output of each two-gate i s  added to  the u n i t -  
delayed output or th e  next more s ig n if ic a n t adder, the  product 
appearing a t  the output or the  le a s t  s ig n if ic a n t  end adder, P.
The mode of operation  i s  b es t seen by means of the ta b le  of 
F ig . 8, in  which a 'c 're p re se n ts  a c a n y  sto red  in  th e  adder 
u n i t  when th e  two U -d ig it numbers are  m u ltip lied  to g e th e r .
I t  w i l l  be observed th a t  the operation takes a time or only 
two word-lengths^ on th e  o ther hand, i t  requ ires f a r  more 
equipment, there  being (w-1) adders and u n it  delay elem ents.
With these lim ita tio n s  in  mind namely, p o s itiv e  
numbers only and e ith e r  slow speed or high cost, o ther methods 
were in v e s tig a te d . The answer appeared to  be found in  a scheme 
suggested fay D rs. A.D. Booth and K.H.V. Booth and described on 
pages to  U8 of th e i r  book (Ref. BB), which gives a s e r i a l  
m u ltip lie r  whose output i s  a co rrec tly  signed product of two 
signed in p u t numbers. The method co n sis ts  b a s ic a lly  ol
/  comparing
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comparing the  two le a s t  s ig n if ic a n t d ib i ts  of the  m u lt ip l ie r  
r e g is te r  and e i th e r  adding or su b trac tin g  the  m u ltip licand  to  
the  p a r t i a l  product in  the accumulator i f  th ese  two d ig i ts  
d i f f e r ,  o r leaving the  p a r t ia l  product u n a lte red  i f  the two 
d ig i ts  a re  the same. The contents of the m u ltip lie r  r e g is te r  
and accumulator are  then s n if te d  one p lace to  the r ig h t  as w ith 
the s e r i a l  m u ltip lie r  given on page 58, and the  process 
repeated  -un til the  m u ltip lic a tio n  i s  completed; th e  time i s  
s im ila r  to  th e  e a r l ie r  method but negative numbers can be 
handled.
L ater, J .  Leech of th e  U niversity  Computing 
Laboratory, suggested a f a s te r  method in  which the th re e  le a s t  
s ig n if ic a n t d ig i ts  of the  m u ltip lie r  r e g is te r  were compared 
and the m u ltip lie r  and product sh if  ted two d ig i ts  a t  a tim e, 
thus approximately halving the m u ltip lic a tio n  time w ithout 
much in crease  in  co s t. A f u l l  d esc rip tio n  of th is  method, as 
adopted, i s  given l a t e r  in  Section 6 .6 .
5.1|.2 D ivision C58 3
Less a tte n tio n  seems to  have been g iv a i to 
autom atic d iv id ers  in  the p as t, apparently  mainly due to  th ere  
being r e la t iv e ly  few d iv is io n  operations as compared to  o th e r 
op era tio n s. In most of the e a r l ie r  machines, d iv is io n  was 
programmed or e lse  the so -ca lled  t r ia l- a n d -e r ro r  method was used, 
which again only operates witn p o s itiv e  numoers. In th is  system,
/ th e
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tne  d iv iso r  i s  compared witn tn e  p a r i i a l  remainder and, i i  i t  
i s  le s s  tnan tne p a r t i a l  rem ainder, a ^u o trac tio n  i s  performed 
and un ity  entered in to  the le a s t  s ig n if ic a n t  end of a q u o tien t 
r e g i s te r .  I f  i t  i s  g re a te r  than  the p a r t ia l  remainder, then 
no su b trac tio n  i s  ca rrie d  out and a zero i s  entered in to  the 
q u o tien t r e g is te r ;  th e  p a r t ia l  remainder and q uo tien t a re  then 
s h if te d  one p lace  to  the l e f t  and the process repeated . The 
only convenient method of ca rry in g -o u t the t e s t  i s  by su b tra c tin g  
the  d iv iso r  from the p a r t ia l  remainder, te s t in g  the sign  of the 
remainder and, i f  neg a tiv e , adding the d iv iso r  back in to  the 
p a r t i a l  remainder accum ulator, as shown in  the schematic diagram 
of F ig . 9 .  The method i s  slow, tak ing  a time of anything irom 
w to  2w w ord-lengths du ra tion , according to the  number of 
re -a d d itio n s  tak ing  p lac e .
Again a su p erio r method was found on pages I4.8 -  SO 
of Ref. BB, using a n o n -res to rin g  method, thereby avoiding the 
su b trac tio n  followed in  some cases by ad d itio n  as w e ll. In 
th is  method, a d i r e c t  comparison 01 the sign d ig i ts  of the 
d iv iso r  and p a r t ia l  remainder d ic ta te s  an ad d itio n  or su b tra c tio n , 
thereby reducing th e  tim e to  w word lengths fo r  a i l  d iv is io n  
op era tio n s; a lso , the method can be used equally  w ell w ith 
p o s itiv e  and negative numbers. This method was adopted w ith a 
modified form of rounding-off, as described la te r  in  Section b .7
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3>.U.3 S h if t Operations C36] to C39 3
In any s h i r t  operation a negative value of 
s h i r t  i s  perm issible and is  in te rp re ted  as a positive  s h i f t  in  
tne opposite d irec tio n . Thus, s t r i c t l y  speaking, [37 ]  and 
[3 9 j  are redundant but i t  was considered convenient to have 
both l e f t  and r ig h t s h ir t  1.unctions with positive  values ra th e r 
than one s h i f t  operation with positive  and negative values 
giving the d irec tion  of s h i f t ,  as th is  is  less lik e ly  to give 
programming e rro rs . dare i s  taken to observe th a t the sign 
d ig i t  i s  preserved in  r ig h t sh if tin g  and, i f  excessive l e f t  
sh if t in g  takes place, the computer normally stops due to the 
number having overflowed tne perm issible range.
The Logical s n if ts  are id e n tic a l to the mathematical 
s h if ts ,  excepting th a t overflow i s  ignored with l e f t  s h i f t  and 
the most s ig n if ic a n t end or the accumulator f i l l s  with zeros 
with r ig h t s h if t ,  irre sp ec tiv e  of any o rig in a l sign d ig it ;  th a t 
i s ,  the d ig i t  pa ttern  is  l i t e r a l ly  moved, the remaining portion 
being occupied with zeros.
5.U.U Normalise Operation C3 ??]
This in s tru c tio n  was included to speed up 
f lo a tin g -p o in t arithm etic , which w ill normally be used. Though 
the computer i s  a fixed-po in t machine, flo a tin g -p o in t arithm etic  
can be programmed as indeed can the function of normalising or 
standardising, out i t  was considered worth engineering the 
function which would speed up th is  operation. As i t  w iii  be
,/seen
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seen lauer, i t  takes only 1 to 3 word lengths against a 
consideraole programming time.
The operation 01 norm alising converts a number in  
the double-length accumulator in to  standard form, x.2y where x 
l ie s  in  the range i  <  x < 1  or -  1 and y can l i e  in
the range 2 -^ > y ^ -2  This is  achieved by a process oi
sh if tin g  the contents of A u n t i l  the number i s  normalised and 
then a lte r in g  the value of y in  the D -reg ister by subtracting 
the amount of s h i f t  carried  out.
As the function is  addressless, i . e . ,  the sto re  i s  
not used, the address portion of the in s tru c tio n  is  used as an 
oversh ift in d ica to r. I t  may be desirab le  in  some problems to  
specify a maximum accuracy by indicating  th a t a small number 
can be regarded as zero. This i s  equivalent to noting a s h if t  
of the accumulator g reater than any value N specified  in  the 
order and should be followed by a jump in stru c tio n  [2U] which 
could then d ire c t the clearance of the contents of the 
accumulator, as otnerwise the computer w ill  stop . I f  no 
l jm it i s  required on the amount of s h if t ,  th is  can be 
accommodated by putting  N ^  UO, the maximum possible s h i f t ,  or 
more conveniently, N = 0, which i s  in te rp re ted  as N=i|0; any 
other meaning oi N * 0 would oe useless and th is  saves punching 
and reading-in time, as the zero does not have to be entered.
/ 5 .U.5 Input ana Output Operations
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5.U.5 Input and Output Operations
( i )  Input tio'i
I
When read in g -in  inform ation irom a paper 
tap e , th e  d a ta  i s  tem porarily  neld in  a bu ffer s to re  asso c ia ted  
w ith  the  Inpu t re a d e r. Wnen th e  fu n c tio n  £ l0 ]  i s  c a lle d , th e  
f iv e  d ig i t s  s to red  in  tn e  o u ffe r, i f  ready, are  tra n s fe rre d  in  
p a r a l le l  to  the le a s t  s ig n if ic a n t  end of the  s to re  r e g i s te r ,  from 
whence i t  i s  tra n s fe r re d  in to  the main s to re  and the  sp ec ified  
B -re g is te r ;  the remaining p o rtio n  of the  B -re g is te r  and sto rage  
lo c a tio n  being c lea red . I f  the bu ffer s to re  i s  no t ready to  
give ou t i t s  con ten ts, the  computer w aits  u n t i l  th e  b u ffe r  s to re  
i s  ready and then  c a rr ie s  out the o p era tio n .
( i i )  Output C20]
In  a s im ila r  fash ion  to  the in p u t, a l l  
output d a ta  i s  passed through a b u ffe r  s to re  so as not to  slow 
down the computer more than  necessary . When the  function  [20] 
i s  c a lled , the number in  the lo ca tio n  sp e c ifie d  i s  tra n s fe rre d  
to  the  S - re g is te r  and th e  f iv e  d ig i ts  a t  the le a s t  s ig n if ic a n t 
end of th e  r e g is te r  are then tra n s fe rre d  to  the output b u ffe r  
s to re  i f  a lready c leared ; th e  output punch i s  then a c tiv a te d , 
th e  computer proceeding to  i t s  nex t in s tru c t io n . I f  the b u ffe r  
s to re  i s  no t empty, then the computer w aits u n t i l  i t  i s  f r e e  to  
proceed. I f  the r e e l  of tape on the punch ends, th e  computer 
stops and in d ic a te s  "tape-out" so th a t  a new r e e l  can be
/ in s e r te d
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in se r te d  and, upon operation  of the s t a r t  bu tton , the computer 
continues to  o p e ra te ,-  th is  being one of the In te rn a l Stops 
mentioned in  S ection  5 . iu l  (d ) .
( i i i )  Terminal Unit Change Orders C283 and 2^9 l
In  p ra c tic e , i t  may be d e s ira b le  to have a lte rn a t iv e
in p u t and output u n its  and, to  enable these  u n its  to  be changed, 
th ese  fu n c tio n s  are  provided* [ 28]  connects the sp ec ified  
te rm in a l equipment, the Maddress‘f of which i s  given by N, odd 
numbers being used fo r  inpu t devices and even numbers fo r  output 
dev ices . The computer can thus d e te c t whether th e  p e rip h e ra l 
equipment i s  an in p u t or output device* In  the  former case, 
the  computer au tom atica lly  changes over from one u n it to  the  
o th e r, as i t  i s  only p o ssib le  to  have one Input u n it  a t  a tim e.
I t  i s  p e n n iss ib le , however, to  have a number of ou tpu t u n its  
connected a t  the same tim e, so th a t ,  in  th i s  case, the  se le c te d  
ou tpu t u n i t  i s  connected in  p a r a l le l ;  th e  o rder [29J being 
used to  disconnect a previous output u n i t .  When i n i t i a l l y  s e t ,  
the  computer au tom atically  s e le c ts  output u n it ,  0, and in p u t 
u n i t  1, which can then be changed as req u ired .
( iv )  Decimal Inpu t to  the  S tore
A telephone d ia l  i s  provided f o r  p u ttin g  in to  th e  
s to re  any decimal in te g e r  up to  th e  perm itted  maximum value of 
When the  d ia l  i s  operated, each d ig i t  o f a decim al 
number adds u n ity  in to  the  le a s t  s ig n if ic a n t end of the  M -Register. 
The d i g i t  d ia l le d  in  i s  then au tom atically  m u ltip lied  by 10 before
/the
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th e  nex t decimal d ig i t  i s  added in ;  th i s  process continues u n t i l  
the whole number i s  d ia l le d  in ,  the  r e s u l t  being c o rre c tly  
converted in to  b inary  form . I r  a negative  number i s  req u ired  to  
be pu t in  the s to re , th is  can be achieved by p u ttin g  in  th e  
modulus of th e  number and follow ing i t  by a sub raction  from zero , 
using  fu n c tio n  [lil*3 the c leared  accum ulator.
5.U.6 Modify Orders DjSI and [17J
In  ad d itio n  to  the  normal B-m odification 
these  two functions a re  provided fo r  th e  follow ing p o s s ib i l i t i e s :
(a) M odification  of a non B-raodifiable order (fu n c tio n s  Co] 
to  ]  which can have the address p o rtio n  m odified by 
any value of N w ith in  th e  perm itted  range by preceding 
the  p resen t in s tru c t io n  by th e  modify in s tru c tio n  
A lte rn a tiv e ly , the  in s tru c tio n  address may be m odified 
by th e  contents of any s to rag e  lo ca tio n  by preceding the 
p re sen t in s tru c tio n  by the  modify in s tru c t io n  [17] .
(b) M odification of any p a r t  of any in s tru c tio n  may be 
c a rr ie d  out by preceding the p resen t in s tru c tio n  by the 
modify in s tru c tio n  Ql?1 • The p resen t in s tru c tio n  may 
be doubly m odified, th a t  i s  B-modifi ca tio n  and [16] or 
[17]  m odification  may take p lace  sim ultaneously .
5.U.7 Jump In s tru c tio n s
In  ad d itio n  to  the more obvious $ump 
in s tru c t io n s ,  th e re  a re  added two counting jumps [UiJ and [ l^ l  ,
/ex cess
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excess jumps C2kl and [2 5 l and the change s to re  jump [273 .
In  the case of the count jumps 1 or 2 i s  su b trac ted  from the
/
sp e c if ie d  B -re g is te r  before te s t in g  i f  i t s  contents a re  zero . 
Normally, th e  s in g le  count [H d  would be used, b u t th e  double 
count (l53 i s  u se fu l f o r  double-length  working i f  one wishes 
to  use hp d ig i t  numbers o r f lo a tin g -p o in t a rith e m tic  where the  
exponent and m antissa w i l l  norm ally be s to red  in  ad jacen t 
s to re  lo c a tio n s .
Functions (2U3 ©ad a**© used to  t e s t  whether
an a rith m etic  operation  has caused a number to  exceed the  
perm issib le  range, as mentioned in  Sections 5.U.6 and 5>*h.7 
re sp e c tiv e ly . I f  these  o r c e r ta in  o ther functions do not 
fo llo w  the excess, th e  computer stops and may be r e - s ta r te d  
by the o p era to r.
Function [2 7 ]  i s  an unconditional jump l ik e  (26], 
only in  th is  case the  reading  from the s to re  i s  t ra n s fe r re d  
to  th e  I n i t i a l  Order s to re  (see below) or v ice  v e rsa .
3?.lu8 Stops
There are  b a s ic a lly  four forms of s to p :
(a) Absolute Stop c a lled  by an in s tru c tio n  £0,0,(5J, i . e . ,  
F -, B- and S -d ig i ts  a l l  zero which w i l l  normally only oCcur due 
to  an e r ro r , such as an in c o rre c t jump order to an unused p a r t  
of the main s to r e .  Under these circum stances, th e  computer
/c a n
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can only be r e - s ta r te d  oy means of the I n i t i a l  Set button  (see  
in  S ection  5 .5 ) .  (
(b) Programme Stop ca lled  f o r  by an in s tru c tio n
where th e  address p o rtio n  may have any value o th er than zero 
and, in  f a c t ,  a number of programme stops can then be e a s ily  
id e n t i f ie d  ty  th is  number N. The computer may then proceed 
ty  opera tion  of the  Run button*
(c) Programme O ptional Stop ca lled  fo r  by an in s tru c tio n  
CO,B,lQ where B must have a value o ther than zero , in  which 
case th e  in s tru c tio n  i s  e i th e r  ca rrie d  o u t \a t  (b) or ignored, 
according to  th e  s e tt in g  of a sw itch on the co n tro l panel.
(d) In te rn a l  S tops. A number of conditions in s id e  the  
computer can cause a s to p , the  reason fo r  which i s  in d ica te d  
on the  co n tro l panel, so th a t  th e  operator can decide on 
whether to  re tu rn  to  the  i n i t i a l  o rders or to  continue from 
th e  stopped condition  (see  S ection  6.15)*
5*5 I n i t i a l  Orders
A s e t  of i n i t i a l  orders i s  requ ired  in  order 
to  read -in  and process the programme punched on the paper ta p e . 
O rig in a lly , a f a i r l y  simple system based on th a t  given in  Ref. 
¥93  was to  have been adopted and prewired e i th e r  on a 
u n ise le c to r , which could then be tra n s fe rre d  a t  w i l l  in to  the
/s to r e
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s to re ,  th i s  being the  more common method, or a l te rn a t iv e ly ,  try 
prew iring a p a r t  of th e  s to r e , -  a so -c a lled  wired programme as 
used in  some la rg e  computers fo r  commonly used subrou tines^*^® .
A fter much co llab o ra tio n , Mr. Leech and Mr.
OfB eim e produced a very much su p erio r s e t  of i n i t i a l  o rders 
given in  Appendix V, co n sis tin g  of 96 o rd e rs . ftiis  r a th e r  
e lim inated  th e  id ea  of using u n ise le c to rs  and i t  was decided 
to  b u ild  a  s e t  of s to re  memory planes to contain the i n i t i a l  
orders and arrange th a t ,  when in  use, in s tru c tio n s  were taken 
from th is  a u x ilia ry  s to re  b u t, a t  the  same tim e, th e  processed 
programme could be w ritte n  in to  th e  same lo c a tio n  (0 -  9£) of 
th e  main s to r e .  By means of th e  jump in s tru c tio n  [27] 
mentioned above, i t  was then p o ssib le  to  t r a n s fe r  reading from 
any a v a ila b le  lo ca tio n  in  th e  one s to re  to the  o ther s to re  
p r io r  to  o r during the  a c tu a l programme. Ih is  v i r tu a l ly  
increased  th e  s iz e  of th e  s to re  bu t d id  n o t se rio u s ly  a f f e c t  
th e  co s t, as the reading  and w ritin g  equipment was coitmon and 
in  the  a u x il ia ry  s to re , cores are  only requ ired  where th e re  i s  
a  woneM in  th e  in s tru c t io n .
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"Transistor Computer -  Logical Design
6 .1  General
7 -------------
Before proceeding with the d e ta i l s  of the 
design , i t  seems f i t t i n g  to give a s im p lif ied  general block 
diagram, F ig . 10, which shows th e  b as ic  u n its  and in terconnections 
of the  f in a l  computer, w ithout showing the co n tro l g a te s .
I t  w i l l  be seen to c o n s is t of s ix  fu l l - le n g th  
r e g is te r s ,  one of seven h a lr - le n g th  B -re g is te rs , a th ird - le n g th  
r e g is te r ,  two counters, two s to re s ,  th re e  decoders and a lo g ic  
u n i t .  Three main highways carry  the  inform ation between the 
u n its ,  th ese  being designated HI, H20 and H2T, The outputs of 
th e  r e g is te r s  are  norm ally connected to  the Output Highways and 
th e  in p u ts  to  the  r e g is te r s  to  th e  Input Highways through gates. 
The main exceptions to  th is  are p a r a l le l  tra n s fe rs  between the 
S to re , S to re  R eg ister and Control R eg ister, Input and Output 
b u ffe r r e g is te r s  and th e  handswitches.
6 .2 Basic Timing
Before d iscussing  the  lo g ic a l design o f 
the  caapu ter, i t  i s  necessary  to  consider the basic  tim ing 
arrangem ents•
The b as ic  u n it  or time i s  conveniently a 7 -d ig i t  
p u ls e - tra in ,  th is  being o n e-th ird  or a word length  (21 d ig i ts )  and 
gives a t o t a l  IW or 0W normal period  or 2'6 d ig i t  tim es, as was 
seen in  F ig . £ . In  th e  o ther cases, th e re  was always a U-pulse
/p e r io d
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period  a t  the  beginning and a 3 -pu lse  period  a t  the  end o i W.
I t  i s  d e s ira b le  to  be at^Le to  r e fe r  to  these  pu lses and they 
a re  th e re fo re  assigned the nomenclature given a t  the fo o t of 
the diagram of the  main tim ing u n it ,  F ig . 11. The f i r s t  
l e t t e r  designates the word period in  which the pulse occurs 
and th e  second l e t t e r  i t s  a lp h a b e tic a l p o s itio n  w ithin  the  
word beginning w ith A ana ending with Z. E to  W do no t 
e x is t ,  but a re  rep laced  by th e  sh ix tin g  pu lses S, whose number 
depends on th e  fu n c tio n , and W i s  used to  designate  the 
complete word. The C-pulse does no t e x i s t  in  the  computer^ 
allow ing a  double-pulse time between B and D f  o r the  read -w rite  
cycle a t  B, Although the  h- and 3-pu lse  groups of a word a re  
sep ara ted  by the S -p u lses , th e  h - and 3 -pu lse  groups of ad jacen t 
words form a  complete 7-p u lse  group extending from OX to  IQ or 
IX to  GD.
The main tim ing u n it  i s  req u ired , th e re fo re , to  
count up to  a maximum of seven groups, each of seven p u lse s . 
These a re  provided by means of two tim ing chains, T1 to  T3, 
providing the seven-pulse times and TU to  T6 the groups of seven 
pu laes, the  e n t i r e  chain being supplied  ey the ex te rn a l clock 
p u lses , CP, The method used to  s e le c t  the number of groups i s  
to  ga te  the  length  req u ired  F, H, U o r D with the  ap p ro p ria te  
conditions of T1 to  1&, as shown ty  the g a tes  in  die cen tre  
p o s itio n  of the f ig u re .  The counter i s  then r e s e t  to  zero by
/means
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means of the monostaole pulse generato r, M3, p reparato ry  to  
the  nex t cy c le . The method used to  produce the  in d iv id u a l
I
pu lses  req u ired  between the S-pulses i s  in d ic a ted  a t  the  top  
of the diagram w ithout showing the  d e ta i l s  of th e  m atrix , 
which follow s standard  p ra c tic e .
6.3 Basic In s tru c tio n  Periods
The in s tru c tio n  period may be one of 
th ree  d u ra tio n s , as mentioned in  Section 5 .3 , and i s  f a s t ,  
w ith  th e  exception of a  modif ie d  in s tru c tio n  when the d u ra tion  
i s  a  half-w ord leng th  or when the sp e c ia l S-modify in s tru c tio n  
has preceded th e  p resen t in s tru c tio n , when the d u ra tio n  becomes 
f u l l  len g th . The process i s  described as follow s in  
conjunction w ith th e  flow and lo g ic a l diagrams of F ig . 12, 
assuming an opera tion  period  to  have ju s t  been completed:
During th e  f i r s t  th re e  pu lse  times IA -  IC 
the in s tru c tio n  i s  p a r a l le l  tra n sfe rre d  from th e  s to re  in to  
the S - re g is te r  to  be ready fo r  pu lse  ID to  t e s t  whether the  
fu n c tio n  i s  B-m odifiable (F > 15) or n o t and, i f  so, to  p a r a l le l  
t ra n s fe r  th e  B -d ig its  of th e  P .I .  in to  the  th re e -s tag e  
B A -register, which has been cleared  w ith IA. At th is  p o in t, 
th ree  choices a re  a v a ila b le , as shown in  the flow  diagram:
( i )  Unmodified in s tru c t io n , in  which no ac tio n  takes 
p lace  (F ig . 1 2 (b )).
( i i )  Short m odification  in  which th e  address portion
/o f
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of th e  in s tru c tio n  i s  modif ie d  by s e r ia l ly  adding to g e th er 
the  contents of the S 1 - re g is te r ,  a B -re g is te r  and/or the 
C l-reg is  te r ,  th is  being c a rr ie d  out during the  IS -period  of 
11 pulses d u ra tio n , as shown in  F ig . 12(c) (do tted  l in e s ) .
( i i i )  Long m odifica tion , in  which the in s tru c tio n  i s
m odified by s e r ia l ly  adding to g e th er the contents of the 
S - re g is te r ,  the C -reg is te r  and, i f  requ ired , a B -re g is te r , 
th is  being ca rried  out during the IS -period  of 21 pulses 
d u ra tio n , as shown in  F ig . 12(c), (dashed l in e s ) .  In  th is  
case, a com plication a r is e s  due to  th e  sh o rt length  of the 
B -re g is te r . I t  i s  arranged, th e re fo re , th a t ,  a t  the end 
of the  eleventh  s h i f t  p u lse , the  B A -register i s  c leared  by 
the  HT waveform thereby removing the B -reg is te r  s h i f t  p u lse s . 
A fter th is  s tage , the tru e  P . I .  i s  in  th e  S - re g is te r  and a t  
IX the  C- and BA -registers are  c leared  p r io r  to  tra n s fe rr in g , 
a t  IX, the  contents of th e  S - re g is te r  in to  the C -reg is te r  and, 
i f  th e  fu n ctio n  number i s  le ss  than 16, th e  B-address to  the 
B A -register before  tra n s fe rr in g  to the operation  period a t  IZ .
6.1; Basic O peration Periods
The timing of the  operation  period  
i s  more v a ria b le  than the in s tru c t io n  period , due to  the 
d if f e re n t  f a c i l i t i e s  req u ired . However, th ere  are  th ree  
groups of operations, each of which have th e  same d u ra tio n , and 
a fo u rth  group whose operation period i s  e s s e n tia l ly  v a r ia b le , 
as shown by Table I .
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TABLE I
Grouping or Functions according to  T!ype
Group 1, 
F ast
Group 2, 
Half
Group 3, 
Normal
Group H, 
V ariable
Basic 1 - 9 UO -  55, 
59
S pecia l 0,12,13, 
36,17,20- 
22,2U-29, 
61.
10 ,1U,
15.
23,31, 
3 2 ,60* ..
33-39, 56, 
58.
I t  i s  proposed to d ea l f i r s t  w ith the basic  
fu n c tio n s  given in  Groups 2 and 3 and then the  sp e c ia l cases 
w i l l  be considered in d iv id u a lly .
As w ith the in s tru c tio n  period , th e  b as ic  
tim ing p a tte rn  of these f i r s t  groups i s  s im ila r  and i s  
described  with th e  aid  of the flow diagram, P ig . 13. When 
the fu n c tio n  appears from th e  fu n c tio n  decoder a t  th e  end of 
IZ, i t  i s  immediately te s te d  ±'or im p erm issib ility  (see  Section  
6.15) and, assuming th a t  i t  i s  p erm issib le , OA i s  used to  
c lea r  the S - re g is te r .  OB advances the co n tro l counter ty  
u n ity  and a lso  c a r r ie s  out a reading operation  i f  a number i s  
to  be ex trac ted  from the s to re . This i s  followed by a s e r ie s  
of s h i f t  pu lses , OS, and in  the case of c e r ta in  fu n c tio n s , the 
re s u lt in g  number i s  w ritte n  in to  the s to re , th e  operation  being 
in i t i a t e d  a t  OX. OZ then tra n s fe rs  co n tro l to  th e  next IW 
period .
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(1) B -R egister Functions C l l  to  SsL
These functions use th e  B-, C- and S -re g is te rs  only 
and, in  the l a t t e r  cases, only the le a s t  s ig n if ic a n t s tag es, 
thus req u irin g  only 11 OS-pulses. Ihe lo g ic  diagram i s
d iv ided  in to  two fo r  convenience, according to  ( i )  fu n c tio n s  
re q u irin g  in p u t to  the. S - re g is te r  or the C -re g is te r , F ig . 
iM a ) , and ( i i )  th e  o ther functions req u irin g  the S - re g is te r ,  
F ig . lU (b). I t  should be noted th a t  the p a r a l le l  t ra n s fe rs  
to  and from the  s to re  have been om itted to  avoid confusion, 
only the  flow  of pulses during OS being shown.
(2) M -Register Functions O r)] to  [k?!
These functions use the  f u l l  length of th e 1 C- and S- 
r e g is te r s  to g e th er with the M -reg iste r, and req u ire  21 
OS-pulses. Two lo g ic  diagrams a re  produced, according to  ( i )  
functions producing a change of th e  s to re  content, F ig . 15(a), 
and ( i i )  M -arithm etic operations, F ig . 15(b)• In  the  case 
of fu n c tio n  [ho] the L -re g is te r  a lso  rece iv es  sh if t  pu lses to  
c le a r  i t s  con ten ts.
(3) D -Register Functions B l l  to  C55l and [59 l
These are  s im ila r  to  the previous group and th e  lo g ic  
diagrams a re  given in  F ig . 16. Due to  the  sh o rt length  of the 
C l- re g is te r , i t s  S-pulses are stopped a f te r  the eleventh  by 
means of the HT waveform from the tim ing u n i t .
/The
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The remainder o i the  functions can now be 
considered in d iv id u a lly , due to  th e i r  v a riab le  n a tu re .
6 .£  L-R egister Operations C 3 ll to  feUl
The L-regLster i s  normally regarded as 
th e  le a s t  s ig n if ic a n t  h a lf  of a double-length accumulator w ith  
the  M -reg ister as the most s ig n if ic a n t  h a lf .  This means th a t  
th e  length  of the  L -re g is te r  i s  only 19 d ig i ts  as no sign  
d ig i t  i s  req u ired  and, when tra n s fe rre d  to the s to re , the 
number i s  considered as a p o s itiv e  value; th a t  i s ,  the s ign  
d ig i t  i s  always s to red  as zero . From design co nsidera tions, 
th i s  means only 19 s h i f t  pu lses are requ ired  in s te a d  of the 
normal 21 fo r  th e  L -re g is te r , w h ils t 21 are s t i l l  requ ired  fo r  
th e  S - re g is te r .  Also, when carry ing  out add ition  or 
su b trac tio n , a carry  or borrow may be propagated in to  the  
M -reg iste r, req u irin g  a fu r th e r  21 p u lse s . Due to  these  
d iffe ren ces , i t  i s  convenient to consider th e  L -re g is te r  
functions se p a ra te ly .
(1) Copy the  L-R egister in to  th e  S to re  GlQ
This i s  a  normal length  operation  of 21 OS-pulses, as 
given ty  th e  flow diagram, F ig . 13, and to  enable the contents 
of the  sh o rt L -re g is te r  to be co rrec t a t  the  end, two a d d itio n a l 
s tag e s , c leared  a t  OB, are  added in  the re c irc u la tio n  path , as 
shown in  F ig . 17(b). As w il l  be seen la t e r  in  Section  6 .9 , 
one of th ese  ad d itio n a l s tages i s  requ ired  in  the norm alise 
operation  so th a t  only one s tag e  has had to  be added to  produce 
th is  de lay . J
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(2) Read the S tore in to  the L-R egister C32l
When read ing  a number from the  s to re , the s ig n  d ig i t
i
i s  p laced throughout the  M -reg iste r in  ad d itio n  t© p lacing  
the number in  the  L - re g is te r .  This i s  most conveniently 
c a rried  out by i n i t i a l l y  c lea rin g  the M -reg ister and then  
s e tt in g  a l l  the  s tages to  u n ity , i f  the  sign d ig i t  of the 
number when tra n s fe rre d  in to  th e  S - re g is te r  i s  u n ity . Thus 
the  number of OS-pulses req u ired  i s  only 19 to  f i l l  the  
L -re g is te r  and the  two pu lses , OX and OY, are  used to  complete 
th e  r e c irc u la tio n  of the S - re g is te r ,  as shown in  F ig . 17.
(3) Addition and S ub trac tion  in to  the L-R egister £331 and C3U1 
As was mentioned above, the  com plication here i s  th a t ,
a t  the completion of th e  ad d itio n  or su b trac tio n  of the  number 
in to  the  L -re g is te r , a d ig i t  may have to  be propagated in to  the 
M -reg iste r and th is  would almost double th e  operation  period to  
kO pu lse tim es. I f  sm all in te g e rs  a re  being used w ithout th is  
overflow in to  the M -reg iste r, th is  would mean a considerable 
waste of tim e. To avoid th i s ,  these  functions a re  ca rried  ou t 
in  a two-phase manner, the second phase tak ing  p lace only when 
required^ thus the number of OS-pulses may be e i th e r  19 o r UO, 
as shown by the  flow diagram of F ig . 18. A counter u n it  i s  
used as a phase s e le c to r  to  change over the ad d itio n  operation  
from the  L -re g is te r  in  phase 1 to  the M -reg iste r in  phase 2*
6 .6  M u ltip lic a ticn  & 6l
The method of operation  i s  b a s ic a lly  one
/o f
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of te s t in g  the d ig i ts  of th e  m u lt ip l ie r  and carry ing  out 
ad d itio n  or su b tra c tio n  of the m u ltip licand  to the  p a r t i a l  product 
in  the  double-length  accum ulator, according to Table I I .
TABLE I I  
M u ltip lic a tio n  Rules
Borrow M u ltip lie r
D ig it D ig its Action
b m 1
0 0 0 Do nothing
0 1 Add
1 0 S ub trac t a f te r  one s h i f t  ) S et
) borrow to
1 1 S ubtrac t ) u n ity
0 0 Add ) S et
) borrow to
1 0 1 Add a f te r  one s h i f t  ) zero
1 0 S ub trac t
1 1 Do nothing
Note: The m and 1 d ig i ts  of the  m u ltip lie r  are  the most
and le a s t  s ig n if ic a n t d ig i ts  of th e  le a s t  s ig n if ic a n t  p a ir
of th e  m u ltip lie r  d ig i t s .
The follow ing r e s u l ts  are  observed:
(a) The borrow d ig i t  of the nth operation  i s  id e n t ic a l  to  th e  
m -d ig it of the ( n - l ) th  operation .
/ (b )
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(b) Having te s te d  the 3- d ig i t  p a tte rn , i f  ra * 1 * b no 
ad d itio n  or su b tra c tio n  i s  req u ired  and th e  cycle 
becomes a F as t O peration,
(c) I f  m ♦ 1 bu t 1 ■ b, a p r e - s h i r t  pulse i s  used before 
the ad d itio n  or su b trac tio n  but, in  any case, a t o t a l  
of two s h if t s  i s  necessary  except in  the  l a s t  cycle, 
where th e re  i s  only one sh if t*  Thus op tional pre­
s h i f t  and p o s t- s h if t  pu lses a re  requ ired  in  ad d itio n  
to  a compulsory p o s t- s h if t  p u lse .
I t  i s  now p o ssib le  to draw up the req u ired  flow 
diagram fo r  the  whole operation  and Fig. 19(a) shows th a t  th e re  
are  8 s im ila r  in term ed ia te  cycles, to g e th er w ith s l ig h t ly  
m odified f i r s t  and l a s t  cy c les .
In  the  in term ed iate  cycles th e  p a r t ia l  product 
in  the accumulator may be o p tio n a lly  p re sh ir te d  one p lace  to  
the  r i^ h t  a t  0D, th is  being remembered by the  S h if t  Memory 
b is ta b le  u n it ,  shown in  F ig . 19(b). At the same time, the  
A-counter i s  advanced ty  two, counting the  cycle being performed. 
I f  the  m, 1 and b d ig i ts  of the D -reg is te r are id e n tic a l ,  the 
operation  i s  made F ast and, i f  n o t id e n t ic a l ,  an ad d itio n  or 
su b trac tio n  of the S - re g is te r  to  th e  p a r t i a l  product in  the 
M -reg ister i s  c a rried  o u t. A fter th is ,  a p b st s h i f t  pu lse , OX, 
i s  app lied  through the  p o s t s h i f t  ga te , PSG, to  the accumulator 
i f  i t  has n o t been p re -sh ifted $  th e  second s h i f t  of the
/accum ulator
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accumulator then takes p lace, using OY. The contents of the 
D -re g is te r  are a lso  re c irc u la te d  two places to  the r ig h t  toy 
OX and OY and a lso  s e n t/ to  the  "D-borrow*1 s to re , Do, only the 
l a s t  d ig i t  of the p a ir  being re ta in e d . This completes the 
b as ic  cycles 2 to  9 .
In  th e  f i r s t  cycle, an a d d itio n a l operation  i s  
ca rrie d  ou t, namely, OB c lea rs  th e  whole accumulator, adds two 
to  the D-borrow s to re  and A-counter, causing the  operation  to  
become Long. At the same time, the contents of the  se le c ted  
s to rage  lo ca tio n  are  tra n s fe rre d  in to  the. S - re g is te r  fo r  use 
in  the  m u ltip lic a tio n  opera tio n .
F in a lly , in  the l a s t  cycle, OY i s  in h ib ite d  
from producing a s h i f t  of the accumulator, due to  th e  c lo sing  
of the  accumulator 2nd s h i f t  gate , A2SG, bu t n o t of the 
D -reg iste r^  th is  leaves th e  contents of th i s  r e g is te r  ready 
fo r  another m u ltip lic a tio n  i f  req u ired , p a r t ic u la r ly  in  the 
case of decimal to  b inary  conversion.
Before leaving  the  operation  of the m u ltip lie r ,  
i t  i s  necessaiy  to  explain  the  method used of cycle counting in  
the  a rith m etic  counter, shown in  the lo g ic a l diagram of F ig . 
19(b). Hie t o t a l  count requ ired  i s  10 cycles and the choice 
l i e s  between beginning with zero and d e te c tin g  +10 or 
a l te rn a t iv e ly ,  beginning w ith -10 and d e tec tin g  zero . As such, 
th e re  i s  l i t t l e  to  choose between the two methods. I t  must be
/  remembered
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remembered, however, th a t  the counter i s  a lso  used in  o ther 
operations (d iv is io n  and s h if ts )  and, in  p ra c tic e , i t  i s  more 
convenient to  d e te c t one condition  ra th e r  than a whole range 
of v a lu es; the l a t t e r  method was th e re fo re  adopted. F u rther­
more, as w i l l  be seen in  th e  next Section, i t  i s  necessary  in  
d iv is io n  to  d e te c t the  2 1st and 22nd cycles, so th a t  
beginning w ith -21 in  the counter, the conditions of 0 and +1 
a re  reasonably e a s ily  d e tec ted . To avoid a d if fe re n t i n i t i a l  
s e tt in g  of the counter fo r  m u ltip lic a tio n , a double count from 
-21 w ith an ad d itio n a l double count -y o le  gives a f in a l  counter 
value of +1 fo r  the requ ired  10 cycles; thus -21 i s  s e t  in to  
the A-counter a t  IB p r io r  to  every opera tio n .
6 .7 D ivision  fe8]
As mentioned in  Section  5*U.2, the d iv id e r 
uses a n o n -res to rin g  procedure s im ila r  to  th a t  described  in  Ref. 
BB (pages U8 -  50), th e  ru le s  being as shown in  Table I I I ,  the  
r e s u l ts  of te s tin g  the overflow d ig i t s ,  OF, of the  accumulator 
and S - re g is te r .
TAB IE I I I  
D ivider Rules
l ik e  OF d ig i ts S ub trac t C(SR) from C(MR) and add u n ity  to  
C(DR)
Unlike OF d ig i ts Add C(SR) to  C(MR) and add zero to  C(DR)
/ I t
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I t  w i l l  be seen from the flow diagram, P ig . 20(a), 
th a t  th e re  a re  19 standard  cycles and th re e  (1 s t, 2 1 st and 22nd) 
w ith s l ig h t  m o d ifica tio n s . In  th e  standard  cycle, th e  overflow 
d ig i ts  of th e  accumulator and s to re  r e g is te r  are  compared a t  QD 
which s e ts  a b is ta b le  u n it ,  as shown in  the  lo g ic  diagram F ig . 
20(b), to  add or su b tra c t the contents of the  s to re  r e g is te r  to  or 
from the contents of the M -reg ister and, a t  the same tim e, add 
un ity  o r gero to  the  contents of the D -re g is te r  using the D -half 
adder during the OS p erio d . Also a t  OD, u n ity  i s  added to  the 
A-counter record ing  the cycle and, f in a l ly ,  a t  OY, the contents 
of th e  accumulator and D -reg is te r  a re  sh if te d  one p lace to the  
l e f t .
In  the f i r s t  cycle, the  only d iffe ren ce  rrom the 
standard  cycle i s  th e  i n i t i a l  c lea rin g  of the D -reg is te r  a t  OB 
and reading the requ ired  number from the s to re  in to  the S - re g is te r .  
In th e  l a s t  d iv is io n  cycle ( th e  21st) the  l e f t  s h i f t  operation  i s  
om itted from the  standard cycle, due to  AC6 changing to zero and 
c losing  th e  l e f t  s h i f t  gate, ISG. The f in a l  cycle (number 22) 
i s  used fo r  rounding-off the  q uo tien t, th e  main d iffe ren ce  being 
th a t ,  a f t e r  the standard a d d itio n /su b trac tio n  operation  duzing 
OS, the  contents of the accumulator are  s h if te d  bade one p lace  a t  
OY, due to  the  ex tra  d iv is io n  cycle, and a lso  the  overflow d ig i t  
of th e  q u o tien t i n  th e  D -reg is te r  i s  changed.
/As
-  8U -
As with a l l  long opera tions, a temporary overflow 
condition  may take p lace, bu t th is  does n o t have any e f fe c t  u n t i l  
the  l a s t  cycle when ( i t  may become permanent. In  th is  case, th e  
computer w il l  be stopped, as the  number range has been exceeded 
and inform ation i s  lo s t .
6 .8  S h if t  Operations C36 II -  £393
The d u ra tion  of the s h i f t  operations i s  
v a r ia b le , ending when the  req u ired  s h i f t  i s  completed. The 
only d iffe ren ce  between the operations i s  th a t ,  in  the case of 
the  lo g ic a l s h i f t s ,  the sign d ig i t  i s  not repeated in  the case 
of r ig h t  s h ir t in g  nor i s  th e re  any recording  of overflow th a t  
might take p lace in  l e f t  s h if t in g .
Apart from th is ,  a l l  s h if t in g  operations are 
b a s ic a lly  th e  same and the  desired  amount of s h i f t  given by the 
^address*1 d ig i ts  N may be p o s itiv e  or negative , a negative value 
being in te rp re te d  as a p o s itiv e  s h i f t  in  the opposite d ire c t io n . 
In  th is  sense, both l e f t  and r ig h t  s h i f t  in s tru c tio n s  a re  n o t 
s t r i c t l y  requ ired  but a re  provided more f o r  convenience of 
p rogram ing .
The method adopted i s  b a s ic a lly  one of counting 
the s h if t s  using the A^counter, beginning with th e  complement 
of the requ ired  count and f in ish in g  when zero i s  reached; 
negative values a re  a c tu a l ly  represented  as modulus t>U w ithout 
a sign  d ig i t  being p re sen t.
/P lg .2 1
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F ig . 21 shows th a t ,  in  ad d itio n  to  the counting, 
some o rg an isa tio n  has a lso  to  be ca rried  o u t. F i r s t ly ,  i f  the 
requ ired  s h i f t  i s  p o s itiv e , the  accumulator i s  s h if te d  one 
p lace in  the opposite d ire c tio n  to  th a t  given in  the  in s tru c t io n . 
This i s  necessary  due to  th e  number N being d ig i t a l ly  complemented 
when tra n s fe rre d  to  the A-counter, which would r e s u l t  in  an e r ro r  
of one in  the count. I f  the  s h i f t  i s  a negative value, the 
num erical p o rtion  i s  d ig i ta l ly  complemented a t  th is  time, no pre­
s h i f t  being requ ired  due to  the double complementing.
At QD the s ix  le a s t  s ig n if ic a n t d ig i ts  of N a re  
tra n sfe rre d  in  p a r a l le l  to  the A-counter, being  au tom atically  
d ig i ta l ly  complemented a t  the same tim e. II', however, in  e r ro r  
or otherw ise, a s h i f t  of g rea te r  value than 38 i s  requested , -1*8 
i s  conveniently tra n sfe rre d  to  th e  A-counter in s te a d , as the 
operation  i s  au tom atically  lim ited  to  1*0 fcy the main tim ing u n i t .
I f  a r ig h t  s h i f t  in  excess of 38 r e s u l ts  from th e  
above, i t  i s  unnecessary to  carry  out the s h i f t  which would cnly 
reduce the contents of the  accumulator to  zero or -2*“?® ? 0 . . 
Therefore, the operation  i s  made f a s t ,  as shown a t  ( i )  in  F ig . 
21(a) and th e  accumulator i s  cleared  a t  OX.
In a l l  o ther cases, a l te rn a tiv e  ( i i )  i s  ca rried  
out, in  which case s h if t in g  takes p lace u n t i l  the con ten t of the 
A-counter i s  zero and th e  main tim ing u n it  i s  r e s e t  to  give OX.
/ i n
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In  the case oi' lo g ic a l s h i f t  in s tru c tio n s , the  
overflow d ig i t  of th e  accumulator i s  made zero a t  OD to  ensure
i
a tru e  lo g ic a l r ig h t  s h i i t  and, a t  OX, i t  i s  made a copy of 
the  sign  d ig i t  to  p revent an overflow condition  from being 
recorded.
6 .9  Normalise O peration
The norm alise operation  s h i f t s  a number 
x in  the  accumulator u n t i l  i t  i s  in  standard  form and then 
su b tra c ts  the  requ ired  s h i f t  from the  value of y in  the  
D -re g is te r . 'Kiere a re  thus two operations to  be performed:
( i )  S h if tin g  of x u n t i l  i t  i s  in  the  sp e c ifie d  range 
(phase 1 ).
( i i )  S ub trac ting  th is  amount of s h i f t  from y (phase 2 ) .
A th ird  phase may a lso  be requ ired  in  excep tional cases, due 
to  rounding o f f ;  the operation  w il l  be c la r i f ie d  with the a id  
of F ig . 22.
Phase 1
The operation  commences ty  c learin g  the carry 
s to re s  a t  OA and th e  N -re g is te r  a t  OB, Then, as seen in  F ig .
22, a t  time OD, the s ix  le a s t  s ig n if ic a n t  d ig i ts  of th e  C -reg iste r 
containing the maximum acceptable s h i f t ,  are  tra n s fe rre d  in  p a r a l le l  
to  the A-counter, being au tom atically  d ig i ta l ly  complemented, as
w ith th e  s h ir t in g  operations, and a t  the same time, the  contents
/ o f
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of the accum ulator are s h if te d  one p lace to  th e  r ig h t .  This 
i s  necessary  in  order to  allow  a number which has tem porarily  
overflowed to  be norm alised, re q u irin g  one s h i f t  to  the  r ig h t ,  
as shown below:
00 .110  ............... (3/U )
+ 00 .110 ...................  (3/U )
01.100 ........... .. (]£ ) norm alised fcy a s ing le
r ig h t  s h i f t ,  thus
00.110   x 2*
In  th i s  case, no l e f t  s h if t in g  takes p lace , as the number i s  
now normalised and th e  previous exponent req u ires  u n ity  to  be 
added to  i t .
In  any o ther case, the  number w il l  s t i l l  not 
be norm alised and can only be norm alised by l e f t  s h if t in g ,  as 
x must be in  the  range -| > x >  -§ .  This sh if t in g  takes p lace
during OS (maximum UO) u n t i l  the  number x i s  norm alised, which
must occur unless th e  content of the accumulator i s  zero . At 
OY, two courses are open:
( i )  I f  the number x  had been zero , the norm alise 
operation  i s  complete and OZ tra n s fe rs  to  th e  nex t 
IW period .
( i i )  I f  the number x  were no t zero, then i t  w i l l  now be 
noim alised and OY changes the  operation  from phase 
1 to  phase 2, using th e  phase se le c to r  and a lso
/ tra n s fe rs
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tra n s fe rs  the consents of the A-counter to  the
N -re g is te r , th e  l a t t e r  having been c leared  a t  OB.
(
Phase 2
In th is  phase, the a c tu a l s h i f t  count i s  
su b trac ted  from the previous exponent in  the D -re g is te r  and 
th e  most s ig n if ic a n t h a lf  of the  accumulator i s  rounded-off 
by adding the most s ig n if ic a n t  d ig i t  of the L -re g is te r  to  the 
contents of the M -reg iste r.
I t  should be noted th a t ,  a t  the beginning of 
th is  phase, the contents of the N -re g is te r  equal the  a c tu a l 
s h i f t  count added to  the d ig i t a l  complement of the s ix  le a s t  
s ig n if ic a n t  d ig i ts  of the C -reg is te r  o r, in  symbols -
C(NR) * -C(GR) -  1 + SC
To ob ta in  the co rre c t exponent in  the D -reg is te r, we req u ire  
to  su b trac t the (a c tu a l count -  1) from the contents of the
D -re g is te r , the one being due to  th e  i n i t i a l  r ig h t  s h i f t  a t  OD
of phase 1, th a t  i s
C(DR)1 -  C(DR) -  (SC -  1)
This i s  obtained by su b trac tin g  from the D -reg is te r  th e  sum of 
the  contents of the C- and N -re g is te rs , thus 
C(DR)« = C(DR) -  [C(NR) -f C(CR)]
* C(DR) -  [-C(CR) -  1 + SC ]  -  C (CR)
-  C(DR) -  (SC -  1)
as req u ired .
/These
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These two operations ere c a rrie d  out during OS, 
as seen in  F ig . 22(b ), th e  M -regLster h a lr-ad d er cariy  s to re  
having been previoubly s e t  equal to  the  most s ig n if ic a n t  d ig i t  
or the  L -re g is te r  a t  OD. Due to there  being only 11 N -d ig its  
in  the  C -re g is te r , th e  s h i f t  pulses supplying th is  p o rtio n  of 
the r e g is te r  are stopped by means of the  CRN s e le c to r ,  
co n tro lled  in  tu rn  by the  waveform HT generated in  th e  main 
tim ing u n i t .
At time OY, the re su lt in g  number in  the  
M -reg ister w i l l  u su a lly  be s t i l l  norm alised and the operation  
i s  complete. I f  the number in  the  M -reg ister were ju s t  le s s  
than +1 or - J  a t  the beginning of phase 2, then the ad d itio n  
of th e  most s ig n if ic a n t d ig i t  of the  L -re g is te r , i f  u n ity , to 
the  M -reg ister w il l  cause the  contents of the M -reg ister to  
overflow and to  req u ire  re-norm alising , th is  being ca rrie d  out 
in  phase 3 .
Phase 3
Considering th e  two p o ssib le  cond itions:
Case (a) x ~ ju s t  le s s  than 1:
x -  00.111111111111 and Im -  1 .........
gives
x = 01.000000000000 req u irin g  1 r ig h t  s h i f t  
thus
x * 00.100000000000 normalised and exponent increased
by unity .
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Case (b) x ju s t  le ss  than
x -  11.011111111111 and Im * 1 ..........
gives (
x ■ 11.100000000000 req u irin g  1 l e f t  s h i f t
thus
x * 11,000000000000 norm alised and exponent decreased
by u n ity .
I t  i s  observed th a t ,  in  case (a ) , the most s ig n if ic a n t  or overflow 
d ig i t  a f te r  the add ition  of Im * 1, i s  zero and a s in g le  r ig h t  
s h i f t  i s  requ ired  to  n o m a lise  the  number, u n ity  being added to  
the exponent; in  case (b) the opposite i s  so, namely, th e  overflow 
d ig i t  i s  u n ity , a l e f t  s h i f t  i s  requ ired  together with a fu r th e r  
reduction  of u n ity  from the  exponent.
I t  w i l l  be seen in  the  flow diagram, F ig . 2 2 (c), 
th a t  th e  operation  requ ired  i s  detec ted  and p a r t ia l ly  c a rried  out 
a t  OD, a f t e r  which the contents of the N -re g is te r  are  su b trac ted  
from the  exponent in  th e  D -reg is te r, w h ils t the contents of the 
M -reg iste r a re  re c irc u la te d  through the  M -half-adder, the  carxy s to re  
having been cleared a t  OD. This causes no harm and s im p lif ie s  the  
c ir c u i try ,  as the operation  then becomes id e n tic a l  to  phase 2 during 
the OS p erio d . The co rrec tly  normalised number now stands in  the 
M -reg ister and th e  operation  ends on OZ, due to  the removal of the 
long operation  s ig n a l a t  01.
R eferring back to  phase 1, i t  w i l l  be seen th a t
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the d ig i t a l  complement of the number N in  the C -reg is te r  i s  
the s ta r t in g  p o in t f o r  the A -counter. The purpose of th i s
I
i s  to  n o te  any o v e rsh if t ,  as was explained in  Section  5.U.U.
I f  the Ao-counter reaches zero , th is  means th a t  the o v e rsh if t 
sp ec ifie d  has been reached and a b inary  u n it  i s  changed over. 
U nfortunately , th is  i s  complicated by the rounding-off in  
phase 3 i f  case (a) occurs a f te r  ju s t  reaching the o v e rsh if t  
value, as the one r ig h t  s h i f t  would mean th a t  the n e t t  
s h if t in g  had no t reached the o v e rsh if t  cond ition . This i s  
overcome by providing a means of changing the b inary  u n it  
back again , a s  shown in  F ig . 22(d).
6.10 Input and Output Operations
Due to th e  d if f e re n t  modes of opera tion , 
the  th ree  methods w il l  be d e a lt  with se p a ra te ly .
(1) Tape Input and Output Holand C20l
Infiut and output of inform ation, using 5-hole paper 
tape, co n sis ts  of a p a r a l le l  t ra n s fe r  during OD to or from the 
5 le a s t  s ig n if ic a n t  d ig i ts  of the S - re g is te r  and a b u ffe r  
r e g is te r ,  as shown in  F ig . 23. In  the case of an in p u t o rder, 
th e  address p o rtio n  of the  S - re g is te r  i s  tra n s fe rre d  to  a 
B -re g is te r  and a lso  re c irc u la te d  in  p reparation  fo r  tra n s fe r r in g  
in to  the s to re  i t s e l f  a t  OX. In  the case of an output o rder, 
the  number i s  f i r s t  read from the s to re  in to  the S - re g is te r  
during OB, reacty- fo r  the tra n s fe r , in  OD.
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In  ad d itio n  to  the  above p rocesses, two 
precau tionary  ac tio n s  have to  be ca rried  out* These a re  (a) 
th a t  the  ex te rn a l u n i t  i s  ready when req u ired , and ( b) th a t  
the  paper tap e  has no t run out of the u n i t  in  u se . These 
a re  both te s te d  during OA, as shown in  F ig . 21 and, i f  
s a tis fa c to ry , the above process i s  ca rried  o u t. I f  n o t, 
then one of the follow ing actions takes p lace .
I f  (a) the  u n i t  i s  no t ready, the  con ten t of 
the S tore lo ca tio n  i s  read in to  th e  S - re g is te r  a t  OB, i f  an 
output order, and a t  OD the fu n ctio n  decoder i s  closed to  make 
a  F as t operation  period , in  which the co n tro l counter i s  
p ro h ib ited  from advancing and th e  u n i t  i s  rep ea ted ly  te s te d  a t  
Of u n t i l  found ready, when the operation  i s  completed as before 
and the Long s e le c to r  i s  changed back to  o ff  a t  OX.
I f  (b) the tape has nominally run out, the 
computer stops but can be r e - s ta r te d  a f te r  in se r t in g  a new r e e l  
of tape o r using the tape override pushbutton, which perm its 
the remainder of th e  r e e l  to be used by s e t t in g  a b is ta b le  u n i t .  
This b is ta b le  u n it  i s  c leared , however, by the I n i t i a l  S et 
bu tton  (see  Section 6 .1 3 ), so th a t a la te r  operator w i l l  be 
warned th a t  the tape u n i t  needs to be r e f i l l e d  with tap e .
(2) In put/O utput Unit Change C28l and [2 ? !
There are two functions av a ila b le  fo r  changing the
in p u t o r output u n it  as required, or more s t r i c t l y  speaking, i t s
/p u ffe r
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b u ffe r  r e g is te r .  In  p ra c tic e , on3y one in p u t device can be 
read a t  a time but any number of output devices may be used
i
sim ultaneously . The address p o rtio n  of the  in s tru c tio n  
gives the  address of th e  b u ffe r  re g is te r ,o d d  numbers (ending 
in  1 in  the b inary  form) being reserved fo r  in p u t devices and 
even numbers (ending in  0 in  the binary form) being the  output 
d ev ices .
When the fu n c tio n  C28l i s  c a lle d , th e  new 
device i s  connected during OD and, i f  the address i s  odd, the 
previous u n i t  w i l l  have been disconnected during OB; fu n ctio n  
[29]  i s  used during OD fo r  d isconnecting an output unit*
This i s  c la r i f ie d  ty  the lo g ic a l diagram of F ig . 25.
(3) Manual [601 and C6l1
With regard to  the output fu n c tio n  [60]  , the  s to re  
content i s  tra n sfe rre d  in  p a r a l le l  to  the S - re g is te r  and then 
s e r ia l ly  to  an In d ica to r r e g is te r ,  which i s  equipped w ith an 
in d ic a to r  lamp on each s tag e . The operation i s  q u ite  normal 
bu t i s  given here to  keep a l l  in p u t/o u tp u t operations to g e th e r .
In  the  case of manual inpu t (jS lJ reference  
w i l l  be made to  the  lo g ic a l diagram, F ig . 26. Die number to  
be in se r te d  i s  s e t  up on a row of handswitches and, a t  time 
OB, the  number i s  tra n s fe rre d  in  p a r a l le l  to  th e  S - re g is te r  
in s tead  of reading from the s to re .  I t  i s  then tra n sfe rre d
to  the sto rage  lo ca tio n  sp ec ified , during OX, as fo r  any
/ normal
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w ritin g  opera tio n . An in s tru c tio n  may a lso  be s e t  up 
manually, using the handswitches, in  the io llow ing manner. 
With normal running, an in s tru c tio n  is  read from th e  s to re  
in to  the s to re  r e g is te r  during IB (see  Section 6 .3 ) ,  which 
may then be modified before being tra n s fe rre d  to the 
co n tro l r e g is te r .  When the in s tru c tio n  is  taken from the 
handswitches, the reading operation  i s  in h ib ite d  during IB 
and in s tea d , the in s tru c tio n  s e t  up i s  tra n sfe rre d  in  
p a r a l le l  to  the S - re g is te r  during IB, so th a t  the  remaining 
p o rtio n  of th e  IW period  i s  the same as fo r  a normal 
in s tru c t io n . F u rth er, the co n tro l counter advance i s  
in h ib ite d  by the normal/manual in s tru c tio n  sw itch, which has 
to  be operated to  b ring  in  th is  manual in s tru c t io n .
(U) D ial Input
This form of in p u t i s  purely  manual and perm its the 
entry, in to  the s to re  of any decimal number w ithin  th e  range 
of the computer, the number being in se rte d  by means of a 
standard  telephone d ia l .  A fter an i n i t i a l  lin k  programme 
the computer stops and the decimal number i s  entered, 
beginning w ith the  most s ig n if ic a n t in te g e r . The in te g e r  
i s  d ia l le d  and, as the d ia l  re tu rn s  to  i t s  s ta tio n a ry  
p o s itio n , u n ity  i s  added to  the contents of the M -reg ister 
as each pulse of the d ia l  switch i s  produced. Thus, a t  
the  end of th e  in te g e r  being d ia lle d , i t s  binary equ ivalen t
/ i s
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in  th e  r e g is te r .  Upon completion of th i s  in te g e r , th e  
c o n tro l counter i s  advanced and a subrou tine pro grannie such 
as th a t  given in  ^Appendix VI i s  entered to  m ultip ly  the  
in te g e r  by 10 p r io r  to  accep ting  the  nex t in te g e r .  The 
process i s  repeated and continued u n t i l  the e n t ire  decimal 
number i s  en tered . The normal programme i s  then continued 
by means of the  ordinary s t a r t  bu tto n .
The method of en tering  a decimal number i s  now 
described  with the a id  of F ig . 26. Before stopping the  
computer to  d ia l  in  a decimal number, two sto rage lo ca tio n s  
must be given, namely, ( i )  the lo ca tio n  of the  r e s e t  
in s tru c tio n  a f te r  the d ia l l in g  has taken p lace ( lin k )  and
(2) the  s to re  lo ca tio n  in to  which the number d ia lle d  w i l l  be 
p laced . Having stopped, the  computer i s  au tom atically  
r e s ta r te d  when the d ia l  i s  used. Two s e ts  of con tacts are  
used, one producing an impulse fo r each d ig i t  of the decimal 
numbers (DIGIT) and th e  o ther producing a pulse a t  the end 
of th e  in teg e r (INTEGER). When the f i r s t  d ig i t  pu lse  i s  
received  from the  d ia l ,  th e  ca riy  s to re  of the M -half-adder 
i s  s e t  a t  u n ity  and, during IS, the computer adds th is  to 
the previously c leared  M -reg iste r. At OA, the  M -half-adder 
c a n y  s to re  i s  cleared  and the contents of the r e g is te r  
re c irc u la te d  during OS before the computer again stops a t  OZ. 
I t  w il l  be noted th a t  the content of the M -reg iste r i s  
unnecessarily  re c irc u la te d  during OW a f te r  carry ing  out the
/ add ition
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ad d itio n  of u n ity  during IW. This was done fo r  reasons of 
economy, as th ere  i s  p len ty  of time between d ig i t  pu lses and 
th is  saves th e  a d d itio n  of a number of g a te s .
At each of the  d ig i t s  the above i s  repeated  u n t i l  
the  INTEGER pulse occurs a t  the end of the in te g e r  and the 
C-Counter i s  advanced by u n ity , due to  the changing of the 
D ia l s e le c to r  a t  OX, to  en te r  the subroutine which p laces 
the in te g e r  in  the  sp e c ified  s to rage lo c a tio n . Again the  
computer stops and any fu r th e r  in teg e rs  a re  tre a te d  in  l ik e  
manner. The in te g e r  zero in  f a c t  produces 10 p u lse s , so 
th a t  a t e s t  can be ca rried  out to  d e tem in e  when the complete 
decimal number has been en tered . The method of continuing 
the normal programme i s  by means of th e  s t a r t  button, which 
e f fe c tiv e ly  en te rs  zero pulses as opposed to  decimal "O11 
w ith i t s  10 p u lses , th e  subroutine d if fe re n tia t in g  between 
the two values as shown in  the Appendix,
6 .11  Modify Orders Cl6l and Cl7l
These two o rders , shown in  F ig . 27, a re  f a s t  
and c o n s is t of holding a m odifier u n t i l  th e  next IW period , 
when i t  i s  used as described in  Section 6.3
In  the case of [ l6 l an N-Mod. b is ta b le  u n it  i s  s e t  
during OB to  re ta in  th e  inform ation th a t  the next in s tru c tio n  
i s  to  have i t s  address modified fcy the contents of the 
C l- re g is te r .
/With
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With f l7 l , anS-Kod. b is ta b le  u n it  i s  s e t  during OB 
and the contents of th e  sp ec ified  s to re  lo ca tio n  a re  read 
in to  th e  S - re g is t6 r .  The content of the  S - re g is te r  i s  then 
tra n sfe rre d  to  the C -reg is te r  during OX and Of, e i th e r  a t  the 
end of th e  order o r, in  the case of s in g le  shot operation , 
when th e  computer i s  r e s ta r te d .
6.12 Jump In s tru c tio n s
As seen from th e  order code, th e re  are a number 
of jump in s tru c tio n s  and in  a l l  of th ese  o rders , when a jump 
of co n tro l i s  to  take  p lace, the contents of th e  C -re g is te r  
are  tra n sfe rre d  in  p a r a l le l  to  the  C-counter during OY, the 
counter having been c leared  a t  OX, as shown in  F ig . 28. In 
the case of some of the t e s t  jump in s tru c tio n s , a s h i f t  
operation  has f i r s t  to  be ca rried  out as w i l l  be seen below. 
The two groups a re  thus:
1. F as t Jump In s tru c tio n s  [jL2^ J , [33I  9 [21 ] , f^z] ,
to  [27] .
2 . P re -sh ifte d  Jump In s tru c tio n s  [ lU ] ,  [ l5 ]  and [23] .
(1) F ast Jump In s tru c tio n s
Apart from the  above remarks, th e  only add itions in  
th i s  group are  to  the  functions (2UI , [25] and (27]  •
In  th e  case of (21*1 and [2£j , i f  the t e s t  i s  
s a t i s f ie d ,  i t  i s  necessary to  carry out an early  t ra n s fe r ,  as
/ th e
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th e  te s te d  b is ta b le  u n it  has s t i l l  to  be c leared  a f te r  th is  
p r io r  to  th e  next in s tru c tio n , in  case the te s te d  condition 
i s  n o t c lea red . ' OB i s  used to  change over th e  Jump b is ta b le  
u n it  i f  the t e s t  i s  s a t i s f ie d  and the  te s te d  b is ta b le  u n it  i s  
then c leared  a t  OD.
Function f r ]  i s  an unconditional jump, but req u ire s  
th e  s to re  reading f a c i l i t i e s  to be tra n sfe rre d  from one s to re  
to  th e  o ther a t  OB.
(2) P re -sh if te d  Jump In s tru c tio n s
In th e  case of [ill] and |l5 ]  a su b trac tio n  of in te g e r  
1 or 2 from th e  nominated B -re g is te r  takes p lace  before the t e s t  
i s  made, so th a t  the  duration  of th e  operation  i s  h a lf  leng th , 
as in  F ig . 28(b).
At f i r s t ,  i t  might appear th a t  [23]  should be f a s t ,  
due to  i t s  s im ila r i ty  to  , but i t  req u ires  to  be a f u l l  
length  operation  to enable the contents of the  accumulator to  
be re c irc u la te d , as i t  i s  possib le  fo r  the contents to  become 
zero w ithout feeding inform ation in to  the accumulator ( e .g . ,  
a r ig h t  s h if t )  so th a t  the flow diagram becomes s im ila r  to  
th a t  fo r  [lU ] and j j s ]  •
6.13 S ta r tin g  Procedure
When the power supply i s  f i r s t  switched on, th e
computer i s  s t a t i c  ap a rt from th e  main o s c i l la to r  producing hie
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tim ing p u lse s . Before operating  the  Run co n tro l, i t  i s  
necessaiy  to  s e t  co rrec tly  a l l  the b is ta b le  u n its  which w il l  
be a r b i t r a r i ly  s e t  when the main power i s  connected. To 
achieve th is ,  an I n i t i a l  Set co n tro l i s  f i r s t  operated which 
s e ts  a l l  th e  b is ta b le  u n its  to  th e i r  co rrec t s ta t e s .
To run the computer, the Run Control i s  then operated 
which perm its the  passage of the main o s c i l la to r  pu lses to 
th e  computer c i r c u i ts .
I t  i s  necessaiy  to s t a r t  the computer in  an IW 
period , as noth ing  can be done u n t i l  an in s tru c tio n  i s  w ith­
drawn from th e  s to re . I t  w i l l  be observed from F ig . 11 th a t  
the change-over from OW to  IW takes p lace during the  7-pulse 
group beginning w ith OX, corresponding to th e  i n i t i a l  s e t t in g  
of the  tim ing counter. As th e  co n tro l r e g is te r  i s  i n i t i a l l y  
c leared , the computer would carry out an abso lu te  stop 
in s tru c tio n  immediately stopping th e  computer on OZ (see  below 
in  Section 6.11*). As th is  cannot be perm itted , a S ta r t
b is ta b le  u n it  i s  used to  p ro h ib it th is  ac tion  tak ing  p lace , a s  
shown in  F ig . 29. This b is ta b le  u n i t  i s  a lso  used, when 
r e s ta r t in g  a f te r  a normal stop , to  advance th e  C-counter by- 
un ity  a t  OY in stead  of using OB, which i s  in h ib ite d  by the  
s top  c a l l .  When th e  computer i s  f i r s t  s ta r te d , the OY pulse 
i s  in h ib ite d  by using the  Jump b is ta b le  u n it  as shown. The
/  reading
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t
reading from the s to re  i s  a lso  au tom atically  arranged to  begin
a t  in s tru c tio n  zei*o of the wired I n i t i a l  Order subroutine
f
described in  Section
6.11* Stopping Precautions
In  the case of stopping th e  computer, i t  i s  
im portant th a t  i t  should sto p  a t  th e  end of the  OW period  fo r  
which i t  has been c a lle d . I f  th is  was not arranged, then 
r e s ta r t in g  would not occur a t  th e  co rrec t in s ta n t  in  th e  tim ing 
cycle . In o rder to  accomplish th is ,  stopping always occurs a t  
the  beginning of OZ, th a t  i s ,  a t  the  l a s t  in s ta n t of OW 
p erm itting  the  operation  to  have been completed in  the case of 
S ing le  Shot operation  and before the change-over to  IW, when 
th e  function  would have been removed a t  IA in  the case of a 
programme s to p . In  ad d itio n , when a s top  is  ca lled , i t  i s  
d e s ira b le  th a t  the  computer should in d ic a te  the tru e  conditions 
a t  th a t  tim e, in  p a r t ic u la r  the s ta te  of the  con tro l u n i t .  
Normally, th e  C-counter would be advanced with OB, but th is  i s  
in h ib ite d  when a stop  i s  ca lled , the advancement tak ing  p lace 
a t  OY when the next s t a r t  takes p lace . S im ilarly , the  contents 
of th e  C -reg is te r are no t su b s titu te d  by the contents of the 
s to re  r e g is te r  fo r  S-m odification u n t i l  r e s ta r t in g ,  i f  a 
s top  i s  c a lle d .
6 .1i* .l Pauses of Stopping
There are  a number of reasons why the ccmputer
/  should
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should stop  a p a rt from f a u l t  cond itions, and th ese  may be 
div ided  in to  two groups (a) intended stops and (b) unintended 
s to p s . (
of s in g le -sh o t operation , the computer i s  operated a t  th e  
r a te  of one in s tru c tio n  fo r  each operation  of the s t a r t  
button and, ap a rt from th e  change of tim ing of the co n tro l 
counter advance pu lse , the computer functions s im ila r ly  to  
th e  normal operation , omly a t  very low speed. With the  
programme stops fo^ , the  normal and o p tional stops a c t in  
l ik e  manner to  the s in g le -sh o t operation , the  o p tional stop  
being brought in  o r out ofc* use lay means of a panel sw itch.
In  the  case of an absolute stop , no t normally programmed and 
perhaps th e re fo re  belonging to  (b ), the only means of 
r e s ta r t in g  the  computer i s  to re tu rn  to  the I n i t i a l  Set 
conditions, due to  th e  inclusion  of th e  Absolute Stop b is ta b le  
u n it  of F ig . 29. This would no t normally be programmed and 
i s  mainly intended as a precaution against in s tru c tio n  source 
e r ro rs , fo r  example, i f  in  e rro r , the computer should jump to  
an empty p o rtion  of the s to re , the computer w il l  s top  in d ic a tin g  
on the con tro l counter from whence the  abso lu te  stop  was 
ex trac ted , almost c e rta in ly  in c o rre c tly , thus perm itting  the  
programme to  be checked before r e s ta r t in g .
The intended stops (a) co n s is t of S in g le -sh o t
operation and the programme In th e  case
/ I n
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In  ad d itio n  to  the abso lu te  s to p  mentioned above, th e  
computer may stop  due to  an order being im perm issible on 
account or an o v e rsh if t  or overflow having taken p lace 
unexpectedly. Thus every in s tru c tio n  i s  f i r s t  te s te d  a t  OA 
fo r  p e rm is s ib ili ty , as shown in  F ig . 30. I f  th e  in s tru c tio n  
i s  im perm issible, the  computer w il l  stop and can be re s ta r te d  
ty means of the  I n i t i a l  Set and Run con tro ls  or ty use of a 
sp e c ia l Imperm issible Override s t a r t  co n tro l, an in d ic a to r  
lamp reminding the operator th a t  the re s u l ts  obtained may be 
f a l s e .
Certain o rders, however, a re  p erm issib le , as shown in  
Table IV, as these orders e i th e r  modify the fo llow ing 
in s tru c tio n  or may c lea r  the im perm issible condition .
TABLE IV
CONDITION PERMISSIBLE ORDERS
(a) O versh ift a f te r  Normalising lb , 17, 2k
(b) Overflow in  the  D- or M- 
r e g is te r s
16, 17, 25, 35 -  39, 
59
(c) Overflow in  th e  S -re g is te r  
o r in  the  M -reg ister w ith an 
a r ith m e tic a l l e f t  s h i f t  a f te r  
(b)
No perm issib le  o rder, as 
inform ation i s  permanently 
lo s t  and cannot be 
re tr ie v e d .
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F in a lly , th e re  i s  th e  p o s s ib i l i ty  of an e r ro r , 
probably due to  punching, in  which a vacant fu n c tio n  number 
VAC i s  c a lled  fo r ,  such as & i ] , [ i8 ]  , e tc .  As i t  
does n o t e x is t ,  th e  in s tru c tio n  i s  tre a te d  as an ab so lu te  
stop  and req u ires  th e  operator to re tu rn  to  th e  programme 
and thence to  the I n i t i a l  S e ttin g .
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7, T ra n s is to r  Computer. Engineering Design
From th e  above lo g ic a l considera tions, i t  w i l l  
be observed th a t,!  ap a rt from th e  main s to re  and lo g ic a l u n its ,  
th e  m ajo rity  of the  computer co n sis ts  of g a tes , b is ta b le , 
counter and r e g is te r  u n its ,  and i t  i s  necessary to  consider 
some of the engineering problems concerned with th ese  item s,
7.1 Gates
In Section 3.U the d if fe re n t  combinations 
of diodes and tr io d e s  (both vacuum and semiconductors) were 
considered and, a t  the  tim e, i t  was decided to  use 
semiconductor diodes to g e th er with tr io d e  valves where power 
was req u ired . In  th is  f in a l  design, the  only d iffe ren ce  i s  
to  use tra n s is to r s  in  p lace of the tr io d e  valves, due to  the 
reduced c o s t,
A ty p ic a l  diode AND gate i s  shown in  F ig , 31. I f  
any of th e  inpu ts  to  the c ir c u i t  shown a t  (a) i s  a t  zero 
p o te n tia l ,  then the p a r t ic u la r  diode w il l  conduct and th e  
output voltage w i l l  be approximately zero ; on the  o ther 
hand, i f  a l l  the inpu ts  are a t  a negative p o te n tia l g re a te r  
than or equal to  th e  bias voltage &t>, then  the output vo ltage 
w il l  be equal to E& (negative); hence the c i r c u i t  gives a 
negative  output oniy when a l l  the inputs are negative , th a t  
i s ,  th e  lo g ic a l function  AND i s  performed. I f  an ex te rn a l 
load i s  connected to  the output, then th i s  i s  equ ivalen t to
/ a
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a r e s i s to r  Ri connected to  zero p o te n tia l ,  a s  shown a t  (b) •
This does no t a f fe c t  the  zero vo ltage  condition  but i t  does
a f fe c t  the  AND condition  of a negative vo ltage  which, i f  we
assume non-conduction of th e  diodes, reduces th e  output
vo ltage to  Vo ■ Thus, to  m aintain the  outputRb+Kl
voltage high, i t  i s  d es irab le  to keep Rb sm all compared w ith
R l. U nfortunately, th is  means increasing  the cu rren t lb
Ehwhen the gate i s  closed, as i t  w i l l  then be Ibo “ un less
Rb
Eb i s  reduced. As w il l  be seen l a te r ,  i t  i s  usually  
necessaiy  to  keep V0 high and hence Eb la rg e . Thus we have 
c o n flic tin g  conditions and, as i t  i s  d e s ira b le  to  s a tis fy  
both, i t  i s  generally  necessary to  use some form of power 
a m p lifie r . The two forms conn only used:
( i )  the common em itter am p lifie r of F ig . 31(c) and
( i i )  the common c o lle c to r  am plifie r of F ig . 31 (d ).
These c ir c u i ts  are q u ite  standard and are capable of high 
power gain and, in  the presen t in stance , the  t r a n s is to r  i s  
being used e s s e n tia l ly  as a sw itch; hence the need f o r  the 
coupling components Rb and Cb.
Consider now the a p p lica tio n  of a negative s te p  input 
to  each of the  am plifie rs  as th e  r e s u l t  of the output of an 
AND gate such as a t  ( a ) ,  producing the given waveforms 
corresponding to  the c ir c u i ts  (c) and (d ) . Die follow ing 
p o in ts  should be noted:
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(A) Common B n itte r  (B) Common C ollecto r
Output waveform I s  not
in v e rte d , so th a t  lo g ic a lly
V0 * Vi -
During th e  OFF time 
V0 ■ 0, independent of 
c i r c u i t  parameters*
During th e  ON tim e, V0 
i s  approximately p ro p o rtio n a l 
to  Vi and almost independent 
of Ri due to the low output 
impedance of the a m p lif ie r  
(100# negative feedback).
Normally (&)( i i )  i s  n o t se rio u s  as Rc can be sm all and (B )( i i)  i s  
d e s ira b le , w h ils t (A )( i i i )  i s  p re fe rab le  to  (B ) ( i i i )  due to  
probable v a ria tio n s  in  Vi, so th a t  (A) appears p re fe rab le  to  (B),
The most serious difference,how ever, occurs in  ( i )  in  
which i t  i s  seen th a t  (A), u n like  (B), gives a normally undesirab le  
in v e rs io n . This can be overcome by cascading two stages of (A) 
b u t th is  i s  r e la t iv e ly  expensive, and i t  was thus decided to  use
(B) fo r  power am p lifica tio n . However, (A) a lso  has i t s  use where 
th e  lo g ic a l function  NOT i s  requ ired  and, as th is  o ften  follow s an
/AND
( i )  Output waveform i s  
in v e rsio n  of in p u t so th a t  
lo g ic a lly  V0 ■ Vf.
( i i )  Duiing the OFF time V0 i s  
dependent on the load 
r e s i s to r  Rl, i . e . ,
Vr»«»rt * Rl«gc Toeo \
( i i i )  During th e  ON tim e, V0 i s  
almost constant and equal to  
-VCes»
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AND, th is  causes a saving of the power s tag e  type (B ). The 
r e s i s to r  Rb i s  used fo r  cu rren t lim itin g  due to  the 
r e la t iv e ly  la rg e  d riv in g  s ig n a l and Gb i s  used to  give a  good 
sw itching response, as d iscussed in  Section 7 .3 .2 .
The o ther form of gate used i s  th e  one-gate or OR 
gate , a ty p ic a l  arrangement being as shown in  F ig . 32, in  
which i t  w i l l  be observed th a t  i f  any in p u t s ig n a l becomes 
neg a tiv e , the  output a lso  becomes negative due to  the  
conduction of the  corresponding diode, the remaining diodes 
being reversed  b iassed  and preventing the  in p u t s ig n a l feeding  
back in to  the o th er in p u t c i r c u i t s .  I t  w i l l  be seen, th e re ­
fo re , th a t  the e f fe c tiv e  output re s is ta n c e  of th e  OR gate  w ill  
be approximately equal to th e  output re s is ta n c e  of the c i r c u i t  
feeding the g a te , as the re s is ta n c e  of th e  conducting diode i s  
normally low and hence, with reasonable care  in  design , i t  i s  
no t normally necessary  to  connect an output am p lifie r to  th e  
OR gate unless th e  load i s  excessive. Also, the value of R 
i s  n o t c r i t i c a l ,  providing i t  i s  not made so large as to  cause 
an excessive time constant w ith the t o t a l  s tra y  capacitance 
between the output term inal of the gate and zero p o te n t ia l .
7.2 Logical Units
Apart from th e  in d iv id u a l ga tes , th e re  a re  a  
number of composite lo g ic a l u n its  in  the computer. These 
c o n s is t of decoders, adders, and a  lo g ic a l u n i t .
( i )  Decoders
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(1) Decoders
Normally decoders co n s is t of a m atrix  of AND-gates but, 
as was seen in  S ection  7 .1 , OR-gates a re  e a s ie r  to  use, due to  
th e i r  r e la t iv e ly  low output impedance. I t  i s ,  th e re fo re , 
convenient to  use " in v erted  logic" fo r  th e  decoders, th a t  i s ,  
to  use OR-gates throughout in s tead  of AND-gates and in v e r t  the 
s ig n a ls  a t  th e  input and the ou tput. The former i s  
p a r t ic u la r ly  easy, as both th e  s ig n a l and i t s  in v ersio n  are  
av a ilab le  a t  th e  source b is ta b le  u n i t .  This method i s  
c la r i f ie d  by F ig . 33, which shows a simple case of two inpu ts  
giving fou r outputs and i s  a lso  v e r if ie d  ty  the use of one of 
De Morgan!s Laws, namely,
A + B -  A.B 
For, considering th e  condition 00 in  F ig . 3 3 (a ),
00 « TT.ii"
and from (b)
00 -  I i  + I2
-  11 .  12
From F ig . 33, i t  appears th a t  no advantage i s  ob tained  
by using the inverted  lo g ic . Hie main advantage i s  th a t  the  
output waveform from the NOT-elemaat i s  s tandard ised  u n lik e  th a t  
from the common em itte r power am p lifie r P .
(2) Adder and S ubtrac t o r Units
The method used in  a l l  these u n its  i s  th e  standard
p ra c tic e  of combining half-adder or -sub t ra c to r  u n its  as in  F ig .
/3U.
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3U. The only d iffe ren ce  between th e  two u n its  i s  the 
production of the ca riy  or borrow d ig i t ,  the one re q u ir in g  an 
a d d itio n a l NOT-unit. The f u l l  adder/sub t r a c to r  u n it  in  th e  
main lo g ic  u n it  req u ires  a h a lf-ad d er and a h a lf-ad d er/ 
su b trac to r  connected, as in  F ig . 3 5 (a ). Due to  th e  fin d in g s  
of Section 7 .1 , the arrangement of F ig . 35(d) was devised 
using NOT AND ra th e r  than AND lo g ic . I t  w il l  be noted th a t  
th is  r e s u l ts  in  a l l  in p u ts  and outputs being NOT-digits, 
which a re  ju s t  as e a s ily  obtainable from the r e g is te r  b is ta b le  
u n its  as th e  o r ig in a l d ig i t s .  Hie au x ilia ry  adder i s  
s im p lified  by the  omission of the su b tra c t f a c i l i t y  and th e  
D- and M -half-adders are  as shown in  F ig . 35(b).
(3) Logic Unit
In  ad d itio n  to  providing the above f a c i l i t i e s  of the 
Main Adder and S ub trac to r, the log ic  u n it  performs the lo g ic a l 
functions of AND and NOT EQUIVALENT as shown in  F ig . 36, NOT 
AND lo g ic  being used again .
7.3 B istab le  Unit
The b is ta b le  u n it  i s  the fundamental s to rage 
element used in  th e  ccmputer ap a rt from the main s to re .  The 
u n its  a re  used in d iv id u a lly  fo r  co n tro llin g  various operations 
or p a r ts  th ereo f when there are  a  number of phases and a lso
/a s
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as the  b as is  of the counters and r e g is te r s j  i t  i s  thus a very 
im portant u n i t .
{
In  i t s  s im plest form, the t r a n s is to r  b is ta b le  u n i t  i s  
shown in  F ig . 37  and i t  w i l l  be seen to  co n s is t of two cross­
connected common-emitter am p lifie r s tag es, s im ila r  to  th a t  of 
F ig . 3 1 ( c ) .  The mode of operation  has been described in  most 
books on e le c tro n ic  sw itching c i r c u i ts ,  includ ing  those given 
in  the B ibliography, ' The main requirem ents of the b is ta b le  
u n it  a r e : -
(A) S ta b i l i ty  in  the steady s ta te  or d. c . condition , 
which im plies
( i )  th a t  the conducting tra n s is to r  should be bottomed, as 
th e  c o lle c to r  cu rren t w il l  then be le s s  dependent on 
the t r a n s is to r  c h a ra c te r is tic s  and tem perature, and
( i i )  the non-conducting t ra n s is to r  should have some 
reverse  b ias  on the base ra th e r  than zero vo ltage in  
order to reduce the  cu t-o ff  c o lle c to r  cu rren t, which 
i s  a lso  tem perature dependent.
( i i i )  Some load must be able to  be connected to  the 
c o lle c to r  w ithout bringing the conducting t r a n s is to r  
out of s a tu ra tio n .
(B) I t  i s  d es irab le  th a t  the output vo ltage  of one b is ta b le  
u n i t  may be used to  d rive  a second b is ta b le  u n it ,  as t h i s  w i l l  
be commonly requ ired  in  counters and r e g is te r s .
/(C )
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(C) High-speed sw itching i s  obviously requ ired  on 
condition th a t  a sa fe  margin of s t a b i l i ty  i s  m aintained.
(
7 #3.1 Steady S ta te  S ta b i l i ty
The b is ta b le  u n it  must have two, and only two 
s ta b le  s ta te s ,  which are  connected hy an unstab le  s ta te s  the  
unstab le  s ta te  occurs when both tra n s is to r s  a re  conducting as 
d i s t in c t  from the  s ta b le  s ta te s  when only one i s  conducting.
In a l l ,  there  are f iv e  conditions which w il l  normally e x is t  i f  
bottomming takes p lace . These a re  shown in  the d .c .  in p u t 
c h a ra c te r is t ic  of a ty p ic a l t r a n s is to r  b is ta b le  u n it ,  F ig . 3 8 , 
in  which Vs, i s  the vo ltage applied  to  one base and l i  th e  cu rren t 
supp lied . This c h a ra c te r is t ic  has been fu lly  developed by 
Neeteson® and makes th e  follow ing reasonable assumptions:
( 1) th a t  the base-em itte r c h a ra c te r is t ic  i s  a s tr a ig h t  
l in e ,  and
( 2 ) th a t  th e  c o lle c to r-e m itte r  c i r c u i t  behaves as an 
id e a l  sw itch, th a t  i s ,  no re s is ta n c e  when conducting 
and no cu rren t when non-conducting.
To determ ine th e  operating  conditions tdien used as a b is ta b le  
u n i t ,  a ioad l in e  corresponding to  the  base r e s i s to r  Rb and 
supply vo ltage Eb i s  added, as shown by a -typical value on 
F ig . 3 8 , in  which the two s ta b le  s ta te s  a re  given as X and Y. 
For the b is ta b le  u n it  to be s ta b le , the  load l in e  must 
obviously cut the negative re s is ta n c e  po rtion  C and, as th e
/change
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change in  vo ltage  between th ese  two po in ts  i s  sm all, i t  i s
convenient to  define  the degree of s ta b i l i ty ,  S, in  terras
of th e  cu rre n t a t  0  compared to  th e  values a t  2 and 3 .  I t
w il l  be seen th a t  the maximum s ta b i l i ty  w il l  occur when the
value Io i s  the  mean of 12 and I 3 and the slope of th e  load
lin e  i s  i n f in i t e  which, in  p ra c tic e , means making Rb as
la rg e  as p o ssib le , a t  th e  same time increasing  Eb as 
EbIo  # ^  as the lin e  CD i s  alm ost coincident with the cu rren t 
axis*
Ifce S ta b i l i ty ,  S, i s  thus defined  as
S ■ sm aller of I 3 * Ip  or I 2 -  Io 
Ira Ik
where Im i s  the mean value of 12 and I 3 ,  
which means th a t  th e  maximum s ta b i l i t y  i s  u n ity .
7 .3 .2  T ransien t Anajysis
The tra n s ie n t  condition theory i s  f a r  more 
d i f f i c u l t  to  d ea l with but has p a r t ia l ly  been considered ty  
a  number of w r ite rs , in  p a r t ic u la r  E a r ly ^ * ^ ,  E b e rs ^  and 
M oll^*k 2 , approached the problem by considering the 
t r a n s is to r  as a cu rren t-co n tro lled  device but th is ,  
u n fo rtunate ly , gives r i s e  to  some d i f f i c u l t  measurements of 
cu rren t gain and cu t-o ff  frequencies . In  1957, Beaufcy and 
S p a rk es^  approached the  problem try considering the 
t r a n s is to r  as a charge-contro lled  device, and th is  leads to  a
/more
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more s a tis fa c to ry  so lu tio n  to  the problem. The basis  of th e ir  
method i s  to consider th e  charges Qg and Qgs s to red  in  the  base 
reg ion  and sa tu ra tio n  region re sp e c tiv e ly . Equivalent time 
constan ts may be derived in  terms of these  charges and hence 
th e  sw itching times xor the t r a n s is to r .
In  th e  case of the common em itte r con figu ra tion  as 
used in  th e  b is ta b le  u n it ,  the re lev an t time c o n s ta n ts * ^  a re :
The base tim e constan t, Tb, ■ ... ( 1)
A  IB » (l-o O
The c o lle c to r  time constant, Tc * ( 2 )
A lC  o.oC
w ith constant c o lle c to r  v o lta g e .
The v a riab le  vo ltage base
time constant Ty * 'S ’f f  * 'TSTlfo ^
where A  Qg  ^ i s  the change of base charge due to  the 
change of the  dep le tion  lay er caused by th e  change of 
c o lle c to r  v o ltag e .
AQBS /lxThe sa tu ra tio n  time constan t Ts ■ (h)
Having a rriv ed  a t  these  time constants, th e  sw itch-on 
and o ff  tim es can be re ad ily  ca lcu la ted , assuming the base inpu t 
cu rren t to be constant, the re su ltin g  expressions being given 
below, using the symbols shown in  F ig . 392
- n il -
*bl Tb___________
Tr  -  Ty loge lhlTi> _ 0 .9  I CTC M
+ I b2 Tb
Tf * Ty loge 0 .1  IcTc + Ib2 Tb (6)
m , I b l  Tb + Ib2 Tb
T0 -  Ts log© Ic  Tc + Ib2 T& ^
In  th e  case of the b is ta b le  u n i t ,  however, th e  problem i s  
complicated ty  the  base cu rren t n o t being constan t, due to  
the  t r a n s ie n t  e f fe c t  feeding back on i t s e l f  due to  the  
coupling components*
Neeteson has tack led  th is  problem a t  length and
shown th a t  i t  i s  in  general quicker to  change over the
b is ta b le  u n it  by means of a p o s itiv e  d rive  to the  conducting
tr a n s is to r  ra th e r  than a negative d rive  to  th e  non-conducting 
N220tr a n s is to r  • He does have some d i f f ic u l ty  with h is  
value of f a l l  tim e, which he l a t e r  explains as being due to  
the  in fluence  of th e  d ep le tio n -lay e r capacitances. This 
appeared to  agree w ith Beaufcy and S p a rk es^ , where allowance 
i s  made fo r  the v a r ia tio n  of charge due to  th e  v a r ia tio n  of 
the  d ep le tio n  la y e r  ty  using Ty ra th e r  than Tb. I t  was 
decided to  carry  out a s im ila r  t e s t  to Neeteson in  order to  
confirm t h i s .  Before giving the experim ental r e s u l ts ,  i t  
i s  necessaiy  to  add some fu r th e r  theory in  order to  ob ta in  
the t o t a l  change-over time and hence th e  maximum speed of 
o pera tion .
/N eeteson
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Neeteson regards the times from the  s t a r t  of the  
tr ig g e r  pulse app lied  to  one t r a n s is to r  u n t i l  the time i s  
reached when the  cither t r a n s is to r  i s  a ffec ted * ^ ® . U seful 
though th is  may be, i t  does n o t give the f u l l  inform ation 
as shown by F ig . UO, in  which he only considers times To and 
Ti (corresponding to  h is  td  and t 2 ) .  Having ca lcu la ted  th e  
value of Tl from Neeteson*s equation which i s
derived  from the  equivalent c i r c u i t  reproduced in  F ig .m (a ) ,  
i t  i s  p o ssib le  to  proceed in  th e  follow ing manner w ith refe ren ce  
to  F ig . 1*1.
i c l  — fccl + £Ib2} (1 -  e'VTv) (8)
where i c i  i s  the tra n s ie n t term of th e  c o lle c to r  cu rren t 
I C1 i s  i n i t i a l  value of the c o lle c to r  cu rren t 
Ib2 i s  th e  f in a l  value of the  base cu rren t
j 3 i s  th e  common em itter sh o rt c i r c u i t  cu rren t gain
and equals . Tfc/Tfc from equations ( l )  and (2)
%  -  -  [ i = i  [ i  -  • - 17 ' 1
-  • - * * ]  « >
where Tv has been su b s titu te d  fo r  T  ^ to  allow fo r  the  v a r ia tio n
of c o lle c to r  v o ltag e ,
Rc + ®b t 1 
Ti - KC ♦ Rb + R * V (10)
T «= CR J
and ip  * i c l  "* ip  ( 11)
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A fter time T i, i t  i s  assumed ( i )  th a t  Rb i s  sh o rt 
c irc u ite d  by t r a n s is to r  TR2 conducting and ( i i )  th a t  i t s  
in p u t c h a ra c te r is t ic  i s  th a t  of a forward biassed id e a l  
diode* The sw itching c h a ra c te r is t ic  now follow s th e  curve 
shown in  F ig . 1*0, which i s  p a r t  of an exponential curve 
s ta r t in g  from an i n i t i a l  value of i cl  equal to  I 1cl* Under 
these  conditions, a s im ila r  s e t  of equations to those above 
are  obtained:
i ' r  * i 1c l  -  i 'p  ( 12 )
where
i ’o l ‘  -  j l ' c l  +^ l b 2 j  (1 -  e-VTv) ( 13)
and
i*P ■ - ( I,c l + [x - S i  e‘ V ? i
r]where Tj[ s T
Hence time Tp can be calcu la ted  from th e  above equations, b u t 
the  requ ired  f a l l  time i s
Tf  -  Tp -  Ti (15)
From equations (11) and (32) a t  time T  ^
iR -  i r  -  i* r
/ o r
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- ( l . l  ‘ j (l-e -Tl/ Tv) + [ l  -  ^__B e"Tl / r i
. .  ^  , * / * ] }
- - [ J '=l * f  l 4 ( d  - • & [ } -  ^  . - v < i
.  ( w
and hence Tj> can be ca lcu la ted .
From F ig . 1*0, i t  i s  seen th a t  Tr  i s  shown a s  being 
le s s  than Tf. This, in  f a c t ,  i s  so under n o m al conditions 
as was observed experim entally and can be checked 
a n a ly tic a lly  by assuming the TR2 base vo ltage to change 
instantaneously^ th is  being almost tru e , due to the sm all 
change of vo ltage req u ired .
Thus the t o t a l  sw itching time
Tt -  T0 + Ti + Tf (17)
gives a measure of th e  speed of operation .
7 .3 .3  T ransient Analysis Experiments
To confirm the above theory , a p a ir  of 
average tra n s is to r s  of the type used in  the computer were 
connected as a b is tab le  u n it ,  using reasonable values of 
components. The b is tab le  u n it  was switched on and off by- 
means of a pulse generator through a p a ir  of semiconductor 
diodes in  th e  form of a counter stage (see Section 7.U) and 
the c o lle c to r  voltage waveforms were observed on a 10-Mc/s
/bandwidth
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bandwidth o sc illo sco p e .
I
The r e s u l ts  obtained are  given in  Table V below, 
where the fix ed  param eters of the  c i r c u i t  (F ig . 3 3 ) were:
Rc = lk 2 R -  10k2
Rb B 5k2 C -  lOOOpF
Eb * +3V
Input pu lse  10V peak and having a source re s is ta n c e  of 5002. 
T ran sis to r param eters as measured by the method described  by 
Beaufcy and Sparkes^3:
TR1: TJ> * 12ps Tc -  O.lhps
Ty * 20|is Ts -  iu 9ys
TR2: • Tib* 11.5(13 Tc * 0.12ps
Tv * 19ps Ts = 5.1|iS
The e a s ie s t  parameter to  vary was Ec, as th is  was provided 
by a  v a riab le  vo ltage s ta b il is e d  power supply, and the 
measurements are  only given fo r  the one t r a n s is to r  as th e  
values fo r  TR2 were s im ila r  to  those of TR1 given in  the Table.
/TABUS V
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TABLE V
Be To
Meas.
- “T ”  ’ 
To 
Calc.
Ti
Meas.
Ti
Calc.
Tf
Meas.
Tf
Calc.
( -v o lts ) (us) (ps) (ps) (ps) (ps) (ps)
8 .0 2 1 .018 .30 .29 1.72 1.65
9 .060 .058 .30 .29 1.85 1.79
10 .129 .127 .31 .29 2 .1 0 1.95
11 . 1U2 .137 .30 .29 2.19 2.07
12 .179 .177 .32 .29 2 .2 2 2 .2 0
13 .217 .217 .31 .29 2.31 2.29
The va lues fo r  the second t r a n s is to r  were s im ila r  and 
the  measured values show reasonable agreenent w ith the  
ca lcu la ted  v a lu es . The experim ental values obtained are 
s l ig h t ly  h ig er than those calcu la ted  which i s  probably due to  
the lim ited  bandwidth of the osc illo scope .
7.3.1* E ffects  of the  C ircu it Parameters
Having estab lished  th a t  the theory agreed w ith 
p ra c tic e , i t  was decided to  attem pt to  p re d ic t the e f fe c t of 
v a r ia tio n  of* th e  param eters. The main d if f ic u l ty  l ie s  in  th e  
la rg e  number of param eters, a t  le a s t  10, and the  problem was 
reso lved  in to  a form of norm alising, th a t i s ,  each parameter 
was allowed to vary sep ara te ly  w h ils t m aintaining the o ther 
param eters constant a t  the o r ig in a l va lu e . The ca lcu la tio n s
/ involved
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invo lved  were extremely ted io u s  w ithou t th e  use of an au tom atic  
computer, so th a t re su lts  were calcu lated  fo r a -  20% range of 
values of each parameter. The re su lts  are shown in  F igs. 1*2 
to  1*7, one diagram fo r each of the calculated terms, ra ther 
than the parameters, as the range of values of the calculated 
values was large and th is  method avoids the use of a number of 
scales on any one diagram.
Conclusions
(1) S ta b ili ty , Fig. 1*2
The s ta b i l i ty ,  which is  the most important 
fac to r in  the computer, i s  almost unaffected by the value of 
Rc or , but quite d ra s tic a lly  by the other parameters. I t  
i s  not unexpected to find th a t Rb and R tend to  compensate fo r  
each other in  tha t they form a p o ten tia l d iv ider across a 
tra n s is to r , so th a t with ageing they w ill tend to change equally 
and give consistent s ta b i l i ty .  S im ilarly , with the power 
supplies Ec and Eb i f  s ta b ilis a tio n  is  poor, i t  would appear 
best fo r  them to have the same percentage v a ria tio n . In an 
o rig in a l design, i t  appears th a t R and Eb should be kept small
w hilst Rb and Ec should be kept la rge . I t  w ill  be seen la te r ,
however, th a t  th is  co n flic ts  with the speed of operation.
(2) Switching Time, F igs. 1*3 to  k6
Over the range considered in  Tigs. 13 to  U5 the 
predominant term is  always the f a l l  time Tf ranging from 1.6 to
2.3ps compared to the other values, To * up to  0.2ps and Ti
/between
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between 0 .2  and 0 .l*ps, though in  some ca se s , these sh o rt times 
may be im portant in  the  p resen t in stan ce  only the t o t a l  time,
Tt* Fig* ^6 , w i l l  t>e considered, fo r  which the v a r ia tio n s  are 
s im ila r  to  Tf, F ig . 1*5.
The vo ltage  Ec, in p u t curren t I± and the t r a n s is to r  
param eters have th e  g re a te s t e f fe c t  bu t in  cascaded conditions, 
such as counters or r e g is te r s ,  Ec and I i  w il l  tend to  cancel 
each o ther out, as 1^ w i l l  then approximate to  Eq/Rc when 
driven  from the c o lle c to r  of a previous s tag e . As might be 
expected, a la rg e  value of Tv req u ires  a longer tim e, whereas 
a  la rg e  value of j*> , g iv ing an eff ec tiv e ly  la rg e r  d riv e , 
reduces the tim e. The e ffe c ts  of C and R cancel each o ther, 
as the id e a l  condition i s  to  have th e  CR product equal to  15b 
in  a s im ila r  manner to  a frequency compensated p o te n tia l  d iv id e r .
The f a c t  th a t  the base components Eb and Rb have J i t t l e  
e f fe c t  on the  speed i s  mainly due to th e  sm all change of base 
p o te n tia l ,  th e ir  main e f fe c ts  being on the sm aller terms To and 
T i.
The f a l l  time, Tf, i s  dependent p rim arily  on removing 
the base charge, so th a t  the sm aller th is  charge the sh o rte r  the 
f a l l  tim e. As th is  charge Qb m Ic Tc * ^  .Tc, i t  i s  to  be 
expected th a t  a la rge  value of Ec or sm all value of Rc w i l l  tend 
to  give a longer f a l l  time and th is  i s  shown to  be t ru e .
/However,
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However, Rc i s  normally lim ited  to a reasonable value to  
a s s i s t  s t a b i l i t y  and to give a low output impedance.
(
In  an o r ig in a l design where speed of operation  i s  
im portan t, i t  would appear advantageous to keep Ec low, Rc 
and I i  high and GR equal to Tfc. These w il l  be seen to 
c o n f l ic t  with the s t a b i l i t y  find ings and i t  i s  in te re s t in g  
to  p lo t  a f in a l  s e t of values, the b is ta b le  u n it  f ig u re  of 
m e rit.
(3) Figure of M erit, F ig . 1*7
The f ig u re  of m erit i s  the product of the  s t a b i l i t y  
and re c ip ro ca l of the to ta l  sw itching tim e. The id e a l  w il l  
obviously be to  keep th e  value a s  high as p o ssib le , providing 
th a t  the s ta b i l i ty  i s  n o t impaired as th is  i s  the more im portan t.
To summarise then, i t  would seem th a t
(a) Eb should be kept as sm all as possib le , i f  the delay time 
i s  n o t im portant.
(b) R should be kep t sm all though th is  does increase  th e  f a l l  
tim e.
(c) Ec should be kept high, though care must be taken not to  
c rea te  an excessive switching tim e. This w il l  commonly 
be compensated fo r  by I i  being proportional to  Ec*
(d) Rb should be kept high, bearing in  mind th a t  i t  i s  the  
r a t io  Eb/Rb which i s  im portant.
/ ( e )
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(e) Rc i s  not too c r i t i c a l ,  though too sm all a value may
cause a la rg e  sw itching time ag a in s t which a la rg e  value
(
w il l  give poor s t a b i l i t y .
( f)  The t r a n s is to r  should have a la rg e  value of Ji b u t sm all 
base tim e constan ts Tv and Ts .
7 .3 .5  T ran sis to r Parameters
From Section 7 .3 .2  i t  i s  seen th a t  the 
re lev an t t r a n s is to r  param eters are the sh o rt c i r c u i t  cu rren t 
gain , the v a ria b le  vo ltage time constant Tv and th e  
sa tu ra tio n  time constan t Ts.
Tests were ca rried  out an a random batch of 500 
t r a n s is to r s ,  Type GET113, in  an attem pt to  p re d ic t the 
v a r ia t io n  of th e  param eters, the measurements being ca rried  
out by the  method given in  Reference 63. The r e s u l ts  a re  
given in  F ig s. 1*8 to  51, which include; a l l  values w ith the  
exception of about 20 which were completely out of range or 
had an excessive value of co lle c to r  c u t-o ff  cu rren t, Ico .
( l )  V aria tion  of . F ig . 1*8
From the  histogram  of F ig. 1*8 i t  i s  observed th a t  the 
m ajority  of th e  tra n s is to rs  te s te d  had a value of ly ing  
between 150 and 170 w ith a more rapid  c u t-o ff  on the lower 
value of .  Ib is  i s  to  be expected, as the m anufacturer i s  
more lik e ly  to  r e je c t  values below a c e r ta in  minimum ra th e r
/th a n
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than above a c e r ta in  maximum as , in  genera l, a high value of J i 
i s  to  th e  d e s ig n e rs  advantage. Taking the peak of the
I
histogram  as corresponding to  a ^  of 160, the m ajority  o f the  
t ra n s is to r s  can be sa id  to  f a l l  w ithin  th e  range of - 25#  to  
+50*.
(2) V aria tio n  of Ty, F ig . 1*9
This diagram i s  s im ila r  to  th a t  obtained fo r  except 
th a t  i t  i s  more symmetrical about the  mean value of 20ps, so 
th a t  the  m ajority  of th e  t r a n s is to r s  te s te d  are  w ith in  a  range 
of i  l*C#.
Considering equations (1) and (d)
Tt  -  It, + AQBn ( 18)
A t c
and assuming a reasonable con tro l on the im purity content of the 
germanium used in  the  t r a n s is to r  manufacture, the second term 
of equation ( 18) should be sensib ly  constan t.
A histogram  of Tfe was p lo tte d , F ig . 50, and shows a 
s im ila r  trend  to  Ty. Further as
T& -  - 2*1-------------  (19)
2Dp (1  -  OC)
i t  would be expected th a t  Tfc would be p r in c ip a lly  dependent on 
the  dep letion  lay e r width W as th e  v a r ia tio n  of oC w i l l  be sm all.
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I b is  im plies th a t  no se le c tio n  fo r  th is  q uan tity  has been 
made by the m anufacturer, w ith the r e s u l t  th a t  th e re  i s  an 
equal p ro b a b ility  id th e  base width being above or below 
the nominal value .
(3) V aria tion  of Ts . F ig . 51
The histogram fo r  Ts i s  s im ila r  to th a t  fo r  T&, as 
Ts i s  a lso  p rim arily  dependent on W^. The range of value 
of Ts , 3ps ± $0% to  +75# , i s  high bu t th is  i s  no t se rio u s  
when i t  i s  remembered th a t  Ts only a f fe c ts  the s to rage  tim e, 
To, which i s  about 2% of the t o t a l  sw itching tim e.
7 *3 .6  Conclusions
From the above an a ly s is , i t  would appear 
p o ssib le  to  devise a computer programme to  optim ise the 
design of the b is ta b le  u n it ,  given the  po ssib le  range and 
to le ra n ce  of a l l  the param eters. This would req u ire  
considerable e f fo r t ,  and possib ly  some ingenu ity , to  achieve 
and i t  i s  hoped th a t  th is  p ro je c t may be pursued a t  a l a t e r  
d a te .
Tbe f in a l  c i r c u i t  given in  F ig . 52 i s ,  th e re fo re , 
p a r t ia l ly  in tu i t iv e ly  designed, but i s  based on the arguments 
of the  previous se c tio n s .
Various schemes are  av a ilab le  fo r  reducing delay 
times due to  sto rage ty  preventing the  t ra n s is to r s  from 
bottoming, use commonly being made of diode clamps. However,
/ i n
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in  th e  p resen t in stan ce , th is  was not done as the delay time 
was com paratively sm all. The f a l l  tim e, Tf, was e f fe c tiv e ly  
reduced by means of the diodes, D, which hold the c o lle c to r  
vo ltage  a t  Ed as i t  attem pts to  reach the normal value of Ec.
A f u l l  an a ly sis  of th i s  c i r c u i t  has no t y e t  been considered, 
bu t i t  i s  u n lik e ly  to  prove worthwhile un less one i s  
in te re s te d  in  very high speed sw itching, when sto rage  charges 
in  the diode would have to  be considered as w ell as the  e f fe c ts  
of preventing the tra n s is to r s  from bottom ing. This might w ell 
be followed up a t  a l a t e r  da te , but i s  unnecessary in  th e  p resen t 
in s ta n c e .
7.1* Counters
The counter c i r c u i t  co n sis ts  of a b is ta b le  u n i t  
w ith a su ita b le  p u lse -s te e rin g  network to  cause th e  input pu lse 
to  change over the s ta te  of the b is ta b le  u n it  whatever i t s  
previous cond ition . The sim plest arrangement, which was th a t  
used, i s  to  incorporate  a p a ir  of diodes in  th e  conventional 
manner shown in  F ig . 53. in  th is  arrangement, the  incoming 
pu lse  i s  always steered  to  the  conducting tra n s is to r ,  causing i t  
to  become c u t-o ff  and th e  changeover made.
7.5 Registers
In general, the r e g is te r s  co n s is t of a s e r ie s  
or b is ta b le  u n its  su itab ly  coupled so th a t ,  when requ ired , the 
inform ation can be sh if te d  from one b is tab le  u n it  to  the  nex t 
a t  the command of a s h i f t  p u lse . I f  inform ation in  s tage
/Rn-1
Rn- 1  i s  to  be tra n sfe rre d  to  s tag e  I^ , which i t s e l f  w il l  be 
tra n s fe r r in g  to  Rn^l, then  i t  i s  necessary  to  provide some 
form of temporary s to rage between th e  stages in  which the  
inform ation can be held during the tra n s fe r  p rocess. There 
appear to  be th re e  b as ic  methods of providing th is  temporary 
s to rage , as shown schem atically  in  F ig . £U.
(a) Capacitance Storage
The method i s  shown in  P ig . 5U(a) in  which the 
inform ation i s  s to red  on th e  cap ac ito rs , C, in  ad d itio n  to  th e  
b is ta b le  u n its ,  the succeeding stage being is o la te d  by means of 
the diodes D. A s u ita b le  s h i f t  pu lse  i s  applied  a t  S, which 
tends to  cu t-o ff  a l l  the stages of the b is ta b le  u n its  but, due 
to  the vo ltage s to red  on the cap ac ito rs , only the requ ired  
halves of th e  b is ta b le  u n its  are c u t-o ff , re su lt in g  in  the 
inform ation being co rrec tly  tra n s fe rre d . The CR product w il l  
have to be la rg e  compared to  the s h i f t  pulse width but sm all 
compared to  th e  p erio d ic  time of the pu lses, so th a t  normally 
a  compromise has to be made.
(b) Delay l in e  Storage
In  th is  case, a l l  the b is tab le  u n its  are cleared  to  the 
zero s ta te ;  those stages th a t  were s to r in g  u n ity  produce a s tep  
fu n c tio n  a t  th e  input to th e ir  delay lin e s , DL, shown in  F ig . 
5U(b). A fter a sh o rt delay, th is  s tep  i s  applied  through the 
diode, D, to  change i t  to  th e  one s ta te  as req u ired . This
/system
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system appears to  have no appreciab le  advantage over (a) and 
has th e  disadvantage of req u irin g  r e la t iv e ly  expensive delay 
l in e s .
( c) B is tab le  Unit Storage
In  th is  system, shown in  F ig . 5U(c), th e re  a re  two 
b is ta b le  u n its  per d ig i t ,  one being the  main r e g is te r  b is ta b le  
u n it  RBU, the o ther the temporaiy b is ta b le  u n it TBU.
Assuming th a t  each TBU i s  i n i t i a l l y  c leared , then 
ap p lica tio n  of the f i r s t  s h i f t  pulse, Srt, immediately 
tra n s fe rs  the  contents of each RBU to  i t s  a sso c ia ted  TBU, 
au tom atically  c learin g  i t s e l f . .  The second s h i f t  pu lse , Sir , 
now tra n s fe rs  the contents of each TBU in to  the next RBU, again 
au tom atically  c learing  i t s e l f ;  thus the inform ation has been 
advanced one p lace along the r e g is te r .  Hie main advantages 
of th is  system are ( i )  the lack of tim e elements compared to  
CR of (a) or DL of (b ), which means th a t  high speeds of 
operation  can be achieved and ( i i )  f l e x ib i l i t y  of operation , 
f o r  example, the  comparative ease of making the r e g is te r  
re v e rs ib le ; on the o ther hand, th e  system i s  expensive 
compared to  ( a ) ,  requ iring  two b is ta b le  u n its  fo r  each d i g i t  
and the  p rov ision  of two s e ts  of s h i f t  pu lses .
System (a) was f in a lly  adopted as the basis fo r  a l l  
the  r e g is te r s ,  w ith the follow ing m odifications:
/ ( i )
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(1) R eversible r e g is te r s  M, L and D.
(2) Complementing r e g is te r  C
(
55 shows th e  method adopted fo r  th e  re v e rs ib le  r e g is te r ,  
in  vfoich the s h i f t  pu lses a re  gated to  th e  app ropria te  inpu t, 
according to  the  requ ired  s h i f t  d ire c tio n . The method of 
operation  is  id e n tic a l  to  th a t  described  a t  ( a ) ,  i s o la t io n  
from the non-required  d ire c tio n  being made by the two diodes,
D or D*.
In th e  case of the complementing r e g is te r ,  F ig . 56, 
each stage  of the r e g is te r  has added to  i t  a counter co n tro l 
which changes over i t s  contents ir re s p e c tiv e  of th e  o r ig in a l  
condition, in  the same manner as described in  Section  7.U, 
is o la t io n  between th e  two operations being provided by the 
diodes D and D1.
7 .6  Main S tore
The main s to re , which is  of the magnetic core 
type, uses the d ire c t  se le c tio n  method ra th e r  than the  m atrix- 
core arrangement, as th is  a s s i s ts  the d iscrim ination  between
57a<»U" l» s ,f and "O 's". The s to re , consisting  of 102U lo c a tio n s , i s  
divided in to  32 p lanes of 32 l in e s  each, and i t  i s  necessaiy  to  
be able to  s e le c t  any one lin e  w ith the minimum of components. 
In  the p a s t, when using valves, th e  tendency had been to  use a 
magnetic core s e le c to r  in  order to  obtain  a transform ation
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r a t io  in  add ition  to  the sw itching a c tio n . More re ce n tly , 
t r a n s is to r  s e le c to rs  have been co n s id e red ^  on account of th e i r  
high cu rren t c a p a b il i t ie s  compared to  v a lv es.
B asica lly , only 96 tra n s is to r s  are  re q u ire d ,-  32 to  
s e le c t  the lin e s  in  a plane, 32 to  provide th e  Read-pulse to  
th e  planes and a fu r th e r  32 to  provide the  W rite-pu lse  to  the 
p lan es . In  ad d itio n , i t  i s  necessary to  provide two diodes 
fo r  each word to  prevent feedback along the lin e s  causing 32 
words to  be se le c ted  in stead  of only one. The cost of 20U8 
diodes i s  qu ite  considerable and o ther methods of is o la t io n  
were considered w ithout much success, with the f in a l  r e s u l t  
th a t  a t r a n s is to r  i s  used as a double diode, as shown a t  DD 
in  F ig . 57. The method appears to be q u ite  s a tis fa c to ry  from 
the  prelim inary  t e s t s ,  provided th a t  the lin e  se le c to r  i s  
ac tua ted  p r io r  to  the  Read or W rite pulse being ap p lied .
F ig . 57 a lso  in d ic a te s  the method of threading  the 
cores on the th ree  w ires; th e  20  cores are  f i r s t  threaded onto 
th e  two h o riz o n ta l s e le c to r  w ires in  the  form of a chain and 
th e  assembly then threaded over th e  twenty v e r t ic a l  read /w rite  
w ires .
7.7 I n i t i a l  Order Store
The 96 i n i t i a l  orders are  prewired on th re e  
planes of 32 words s im ila r ly  to  the Main S to re , the only 
d iffe ren ce  being th a t ,  due to  i t s  permanent n a tu re , cores a re
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only provided where a ,!l rt i s  req u ired . Where a ,f0,f occurs, a
sm all p la s t ic  r in g  of comparable s iz e  i s  provided to keep the
/
w ires in  p o s itio n  b id  the w rite  wire fo r  th e  e n t ire  96  words 
i s  pulsed a f te r  each reading, as i t  i s  no t necessary  to  s e le c t  
the  words in d iv id u a lly  during w ritin g , a l l  th e  cores being s e t  
to  th e  W1M s ta te  a t  each tim e.
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8 . Conclusions
Having considered, in  Section  2, th e  development 
of autom atic d ig i ta l  computers up to  1956 when the p resen t 
p ro je c t was begun and, in  Section 3 , the basic  u n its  from which 
computers were constructed , i t  was concluded th a t ,  a t th a t  time, 
th e  tre n d  was towards semiconductor and magnetic dev ices, 
p r in c ip a lly  magnetic cores and drums. For th i s  p a r t ic u la r  
p ro je c t i t  was d es irab le  to be able to  observe e a s ily  th e  
d ig i t a l  contents fo r  dem onstration purposes so th a t  magnetic 
cores were ru led  out, ap a rt from the main s to r e .  A magnetic 
drum s to re  and, a t  th a t  tim e, tra n s is to rs  had to  be re je c te d , 
due to  th e i r  co s t, and a r e la t iv e ly  simple valve computer was 
designed, based on the arguments of Section  L.
Fortunate ly , th e re  was then a break of about two 
y ea rs , due to  o ther commitments, during which time the  p ric e  
oi' t ra n s is to r s  t e l l  considerably, making them a fa r  more 
a t t r a c t iv e  p roposition  than v a lv es . Also, a t  th i s  tim e, some 
p ra c t ic a l  programming advice was given by th e  U niversity  
Computing Laboratory and ass is tan ce  was o ffered  by a lo c a l 
manufacturing firm .
This brought about a change of the idea  of a purely 
teaching computer to  the concept of a sm all low-priced general 
purpose computer su ita b le  fo r  engineering computations, as was 
d iscussed  in  Section 5* This required  more care to be devoted
/ t o
-  133 -
to  the  design philosophy, as seen from the work of Section 6 , 
Every attem pt was made to  keep th e  co st of th i s  more ambitious 
computer w ith in  the  o r ig in a l component estim ate  of £2000 ; 
although the  t o t a l  s to rage  and the s iz e  of th e  word leng th  were 
increased , i t  was d e s irab le  no t to  decrease the speed of 
o p era tion .
To achieve th is  low co st, i t  was necessary to  
in v e s tig a te  the switching performance of r e la t iv e ly  cheap 
t r a n s is to r s ,  both a n a ly tic a l  and experim ental methods being 
used. I t  was shown in  Section 7 th a t  i t  was no t easy to  
determ ine the abso lu te  maximum speed or operation  which 
c o n f lic ts  with the S ta b i l i ty  Factor; th e  u ltim a te  design 
w il l  thus depend on how low a S ta b i l i ty  Factor the designer i s  
prepared to  accept. This problem appears to be worth 
pursuing by attem pting to  programme the design fo r  use on a 
oomputer.
Experim entally, i t  was found th a t  a speed of 200 k c /s  
was q u ite  e a s ily  ob tainab le , using a p a ir  or ty p ic a l  t r a n s is to r s  
te s te d  in  the la  bora to  xy and therefo re , allowing fo r  
manuf ac tu rin g  spreads due to  components and loadings, a  clock 
frequency w ith in  the range of 50 -  100 kc/s should be easily- 
ob tained .
U nfortunately, th e  computer i s  n o t y e t  completely 
b u i l t ,  but te s ts  have shown th a t  the main pu lse  timing u n it
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operates s a t i s f a c to r i ly  up to  a speed of 120 k c /s , so th a t  the 
f in a l  operation  speed may w ell be n earer 100 k c /s  than 50 k c /s .
From the r e s u l ts  of considering the e f fe c t  of v a r ia tio n  
of th e  p o ssib le  param eters on the  S ta b i l i ty  of the b is ta b le  
u n its ,  i t  does n o t appear necessary to provide any form of 
m arginal checking f a c i l i t i e s ,  which would only in crease  the cost 
and apparently  serve l i t t l e  purpose; time alone w i l l  prove 
whether th is  was a w ise decision  or n o t.
I t  can be concluded, th e re fo re , th a t  the development 
of a low p ric e  u se fu l computer i s  p o ssib le , provided th a t  con­
s id e rab le  care i s  taken in  the lo g ic a l design to  keep th e  f in a l  
computer as f le x ib le  as p o ssib le , reasonably foo lproof and y e t 
simple to  use . Although the computer i s  s t i l l  under 
construction , the  Author i s  confident th a t  i t  w il l  f u l f i l  the 
above requirem ents and f i l l  a gap in  the range of commercially 
av a ilab le  machines, ly ing  between the sm all s in g le  purpose 
computers of lim ited  use and the la rg e  general purpose computers, 
which a re  no t economically p riced  fo r  most engineering purposes.
For the fu tu re , th e  follow ing ideas would appear worth­
w hile p ro je c ts :
1 . Hie programming of an optimum design fo r  a t r a n s is to r  
b is ta b le  u n it  on th e  lin e s  d iscussed in  Section  7.
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2 . The development of an autom atic programme to  a id  the
fu tu re  operators of the  computer.
\
3 . The ad d itio n  of a magnetic drum or tape hacking 
s to re  to  the computer fo r  which space has been l e f t  
in  the  order code, and
U* The development of a f a s te r  machine, using  th e  same 
design philosophy b u t using higher frequency 
t r a n s is to r s .
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10. Appendices
Appendix I .  Glossary or Terms
This l i s t  p rim arily  includes those terms used in  
the Thesis due to th e re  being such a v a r ie ty  of words in  computer 
term inology, the in te rp re ta t io n  of which v a rie s  from one Author 
to  ano ther.
Access Time:
Accumulator:
Adder, f u l l :
the time requ ired  to  e x tra c t a number from a 
sto rage medium measured from the tim e a t  which 
i t  i s  c a lle d .
the main r e g is te r  of the a rith m etic  u n i t  in  
which double-length numbers may be m anipulated.
Adder, h a l f :  a lo g ic a l  u n i t  which w il l  add together two
binary d ig i t s .
a lo g ic a l u n it  which w il l  add together th ree  
b inaiy  d ig i t s ;  o ften  co n sis ts  of two half-adders  
and hence the  name.
Address: a p a tte rn  of d ig i ts  which lo ca tes  the  p o s itio n  of
a number in  the main s to re  or id e n t i f ie s  a 
p a r t ic u la r  r e g is te r .
A rithm etic U nit: th a t  p o rtio n  of the computer which c a rr ie s  out
the a rith m etic  and lo g ic a l operation .
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Asynchronous: a computer in  which th e  s t a r t  of each operation
i s  given by a term ination s ig n a l irom the previous
operation ; see Synchronous.
Automatac Programme: a computer in te rp re t iv e  programme which i s
provided as an a id  to  the programmer, saving him 
a considerable amount of tim e.
B is tab le  U nit: a lo g ic a l u n i t  having two s ta b le  s ta te s  capable
of s to rin g  one b i t  of inform ation; also  known as 
a binary u n it  or f l ip - f lo p .
a temporary s to re  used to hold a B-m odifier; see 
M odifier.
a b i t  of inform ation; a s in g le  b inary  d ig i t .
a medium dura tion  s to re  to  ac t as a buffer between 
the computer and p erip h era l equipment, in  which 
the inform ation is  held fo r  the duration  requ ired  
by the l a t t e r  equipment.
the re s u l t in g  d ig i t  a f te r  adding two o r th ree  
b inary  numbers whose sum produces a number in  
excess of un ity  which i s  ca rried  over to  the  n ex t 
s tag e ; in  su b trac tio n  a borrowed d ig i t  i s  
sometimes re fe rre d  to as a  carry  d ig i t  -  carried 
back in s te a d  of forw ard.
B -E egister:
B it :
Buffer S to re : 
Cariy D ig it:
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Clock P u lse :
Code:
Control Counter:
Control R eg is te r: 
Control U nit:
* Decoder:
Ba coder:
Engine:
Fixed P o in t:
one of a standard s e r ie s  of pulses whose 
re p e t i t io n  frequency i s  m aintained co n stan t.
the  l i s t  of in s tru c tio n s  which th e  machine 
may cariy  out and the symbolic or number 
rep re sen ta tio n  of these in s tru c tio n s .
a counter which i s  advanced seq u en tia lly  in  
a one-address machine to  give the lo ca tio n  
of th e  nex t in s tru c t io n .
a temporary s to re  used to  hold th e  p resen t 
in s tru c tio n  while i t  i s  being obeyed.
th a t  p a r t  of the  computer which con tro ls  the 
operations of the  machine.
A lo g ic a l u n it ,  providing an output on one of 
a number of l in e s  fo r  each p a tte rn  of d ig i ts  
fed  in to  the u n i t ,
a lo g ic a l u n it , energ ising  one or more output 
l in e s  fo r  each of i t s  inpu t l in e s .
another word lo r  computer.
used to  describe  a machine in  which the  b inaiy  
p o in t i s  f ix ed , commonly between the f i r s t  two 
most s ig n if ic a n t d ig i t s .
-  Hi6 -
F loating  P o in t: 
Function:
Gate:
In s tru c tio n :
Jump:
Location: 
Logical Design:
used to  describe a machine in  which th e  b in a iy  
p o in t e f fe c tiv e ly  f l o a t s >the  number being
/
(s to red  in  the form a .2 b.
name given to  the p o rtio n  of an in s tru c tio n  
which t e l l s  the computer the  operation  to  be 
ca rried  ou t.
a lo g ic a l u n it  whose output i s  some lo g ic a l 
function  of the in p u t; e .g . an AND gate 
produces an output when a l l  inpu ts are presen t 
and an OR gate  produces an output when any- 
in p u t i s  p resen t.
a s e t  of characters which informs the  computer 
of a p a r t ic u la r  operation together w ith one or 
more addresses r e fe r r in g  to  the lo ca tio n  of 
numbers or fu r th e r  in s tru c tio n s  which are 
contained in  the  main s to r e .
an in s tru c tio n  which may be cond itional and 
commands the computer to  s e le c t  a p a r t ic u la r  
sto rage lo ca tio n  fo r  the  next in s tru c tio n  
ra th e r  than the noimal sequence.
a  sto rage p o s itio n ; a lso  known as address.
the stage in  the form ulation of a computer design
which comes between the i n i t i a l  statem ent of
/requirem ents
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Logical Design: 
(cont*d)
Logical U nit:
Machine:
Memory:
M odifier:
Monostable U nit: 
Normalise:
Optimum Programming
requirem ents and the  f in a l  engineering design 
which makes i t  p ra c t ic a l ;  a t  th is  s tag e  use 
i s  made of lo g ic a l elements or u n its  and shown 
sym bolically in  Appendix I I .
a u n it  whose output i s  a lo g ic a l fu n c tio n  of 
one or more in p u ts , as in  Appendix I I .
another word fo r  computer.
a u n it  which s to re s  inform ation fo r  a long 
time u n t i l  req u ired ; a lso  known as the  Main 
S to re .
a quan tity  which can be used to  change the 
whole or p a r t  of an in s tru c tio n  before i t  i s  
obeyed.
a u n it having only one s ta b le  s ta te  and 
normally used to  provide a s in g le  p u lse .
the process of changing a f lo a tin g -p o in t 
number in to  a standard form and modifying the  
exponent term to  correspond w ith the o r ig in a l 
value; a lso  known as s tan d ard is in g .
: programming in  such a way th a t  minimum
w aiting time is  required to  obtain  inform ation 
from the  main s to re  when i t  i s  no t of th e  
immediate access type.
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O rder:
Overflow:
P a r a l le l  O peration: 
R eg is te r:
S e lec to r:
S e r ia l  O peration: 
Subroutine:
an a l te rn a t iv e  name fo r  an in s tru c tio n
j the r e s u l t  of exceeding the capacity  of the 
machine; fo r  example, adding to g e th er two 
numbers which are in d iv id u a lly  w ith in  the 
range b u t giving a sum which i s  in  excess 
of the range of the  machine.
w ith in  th e  machine, the tra n s fe r  of a l l  
d ig i ts  sim ultaneously along a number of w ires.
a f a s t  access s to re , normally holding one word 
used fo r  carry ing  out a rith m e tic  and co n tro l 
op era tio n s.
a u n it  used to  s e le c t  a p a r t ic u la r  u n it  or 
p a r t  th e re o f; thus the s to re  s e le c to r  s e le c ts  
a sto rage lo ca tio n ; inpu t-ou tpu t s e le c to r  
s e le c ts  a p a r t ic u la r  input or output u n it  
u su a lly  through a b u ffe r r e g is te r .
the tra n s fe r  of a l l  d ig i ts  of a word 
seq u en tia lly  along a s in g le  l in e .
a s e t  of in s tru c tio n s  th a t  i s  commonly used, 
such as th e  I n i t i a l  Orders which are b u i l t  in to  
the machine or some sp e c ia l s e t  of orders th a t  
i s  kept ex te rn a lly  on tape or cards.
Ih9
Transfer?
Word:
to  copy inform ation from one p a r t of the 
^computer to  another; the tra n s fe r  may be 
e i th e r  in  s e r i a l  or p a ra l le l  mode*
a set of digits which occupies one storage 
location.
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Appendix I I .  Symbols
1. Logical Symbols: the main lo g ic a l symbols used in
( th e  lo g ic  diagrams a re  given in
F ig . 58.
2* Reference L e tte rs
A Accumulator
AA Auxiliary. Adder
AC A rithm etic Counter
AS A dder/Subtractor Unit
AU A rithm etic U nit
BAR B-address R eg ister
BDC B-Decoder
BnR B-Register number n
CC Control Counter
CR Control R egister
C1R Least s ig n if ic a n t or address lo ca tio n  p o rtio n  o f  C8
QmR Most s ig n if ic a n t  p o rtio n  of CR
D D e f ic it  Operation -  2 pulses sh o rt
DR D -Register
F F ast Operation
FDC Function Decoder
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H H alf-leng th  Operation
HA H alf-adder
HS Handswitche$ fo r  manual inpu t
HT Half Time Waveform corresponding to  11 s h i f t  pu lses 
IR Input B uffer R eg ister
L Long Operation
IR L -R egister; th e  le a s t  s ig n if ic a n t  p o rtio n  of A.
MR M -Register; the  most s ig n if ic a n t p o rtio n  of A
N Normal Operation
NR Normalise R egister
NZ Not Zero
OF Overflow ( In d ica to r)
OR Output B uffer R egister
OS O versh ift ( In d ica to r)
RC Counter Reset to  zero
SIR S ignal Lamp In d ic a to r R eg ister
SR S tore R egister
SIR Least s ig n if ic a n t  or address lo ca tio n  p o rtio n  of SR
SmR Most s ig n if ic a n t  p o rtio n  of SR
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Function
Symbol
ST
A -*■ (S)
A -*■ A (S)
A ♦ (S)
A -  (S)
R —  (S)
R -  (S)
R x (S)
Appendix H I . Valve Computer Order Code 
Operation
Stop computer
Transfer contents of accumulator to  the s to re  
lo ca tio n  S and c le a r  th e  accum ulator.
Copy the contents of the accumulator in to  the  
s to re  lo ca tio n  S.
Add the  contents of lo ca tio n  S to  the accumulator
S ub trac t the  contents of lo ca tio n  S from th e  
accumulator
Transfer the  contents of the a u x ilia ry  r e g is te r  
to  the lo ca tio n  S and c lea r the r e g is te r .
Copy the contents of lo ca tio n  S in to  the  a u x ilia ry  
r e g is te r .
M ultiply the contents of lo ca tio n  S by the contents 
of the a u x ilia ry  r e g is te r ,  p lacing the  most 
s ig n if ic a n t po rtion  of the product in  th e  
accumulator and the le a s t  s ig n if ic a n t portion  in  
the a u x ilia ry  r e g is te r .
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A f  (S) Divide the contents of the accumulator by the
contents of lo ca tio n  S, p lacing the  q u o tien t 
in  th e  a u x ilia ry  r e g is te r  and the  remainder 
in  th e  accum ulator.
RA (N) Right s h i f t  the contents of the accumulator
N p la c e s •
LA (N) Left s h i f t  the contents of the accumulator
N p laces .
HD (S) Read in  5 binary  d ig i ts  from paper tape and
place them in  the le a s t  s ig n if ic a n t end of 
loca tion  S.
PU (S) Punch out the 5 binary d ig i ts  a t  the le a s t
s ig n if ic a n t end of lo ca tio n  S.
J  —► (N) Jump to  lo ca tio n  N fo r  the  nex t in s t  ru c tio n
j+  —► (N) Jump to  location  N fo r  the next in s tru c tio n
i f  the contents of the accumulator are  
p o s itiv e .
B « (S) Copy the contents of lo ca tio n  (S) in to  the
B-Register.
I t  w i l l  be observed th a t  with the exception of A -**A(S) and 
(N), a l l  the function  symbols as punched req u ire  only two
symbols and a number (S) or (N).
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Appendix IV.  T ran s is to r Computer Order Code
When punching inpu t paper tape ,on ly , the function  number, 
B-address and s to re  lo ca tio n  or in teg e r  i s  requ ired , bu t to  
explain  th e  order code th e  follow ing abbreviations a re  used:
A ■ Accumulator
B - B -reg is te r
C s Control Counter
D - D -reg is te r
L m L -reg is te r
M 8 M -reg ister
N 8 In teg er in  address p o rtion  of co n tro l r e g is te r
HS 8 Handswitches
B 8 Store Location
SL » Signal Lamp R egister
An inverted  comma (•)  means contents a f te r  the operation  r a th e r  
than  before, th u s:
S» * B means "the contents of S a f te r  the operation  equals 
the content of B before the  operation ; th e  
l a t t e r  not being cleared  unless s ta te d * .
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Function No. Operation
0 .0 .0  Absolute STOP
O.O.N Normal STOP
j O ptional STOP
(a) 1 . S* -  B
2. B« -  S
3 . B» * B + S 
hm B* * B -  S
5 . B« « N
6 . B1 -  B + N
7 . B* -  B -  N
8. B> « B & S
(a) 9 . B» -  S, S* -  B
(b)lO . B« -  S* -  I ■
11.
12. C* * N i f  B i s  + ( ^ 0)
13. C' -  N i f  B / O
1U. C» « N i f  B' ■ (B -  1) /  0 
15. C* ■ N i f ' B ’ -  (B -  2) ? 0
(c)16 . Add N to  next Order
17. Add S to  next Order
/
18.
19.
0 - 1 5  are no t B-modifiable
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Function Ho. (co n t'd ) Operation
(d)20. 0* -  S
21. C« -  N i f  A i s  -  (< 0 )
22. C* « N i f  A i s  + ( ^ 0 )
23. C» * N i f  A 1  0
2iu C* * N i f  o v e rsh if t in  A
25. G* * N i f  overflow in  A o r D
26. Cf ** N
27. C* ■ N and change s to re
(e)28 . Connect Input/O utput u n it  N
(f)2 9 . Disconnect Output u n it N
*' - ■  - » - ♦
30.
(g)31. S ' -  L, %' « 0
(h)32. L' -  S, M' = 0
( i)3 3 . L' = L + S, M' -  M + Ss
(i)3U . V  = L -  S, M' -  M -  Ss
(3)35. Normalise A with o v e rsh if t N 
(k )3 6 . Aco. N-place l e f t  s h i f t  (A rith .)  
(k)37. Aeo. N-plaoe r ig h t  s h i r t  (A rith .)
(1)38. Aoc. N-plaoe l e f t  s h i f t  ( lo g .)
(1)3$. Acc. N-place r ig h t  s h i f t  (Log.)
hO. S 1 * Mr A1 * 0 
U l. S » ** M 
bZ. M* * S
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Function Ho. (ContM) Operation
ii3. |ft « M + S
Mu M* •M  -  S
U5. S* * S + M
i]6. S* = S -  M
U7. M* * M ^ 3
•
00■zt M* * M & S
U9. M* * S , S*
50 .
51. S* ■ D
5 2 . D1 -  s
5 3 . D* -  D ♦ S
5U. D* -  D -  S
55. D* ■ N
5 6 . A* « S x D
57
58. D* s  A f  S
.OnUN D» « M, M«
60. (SL) * -  S
61. 3* ■« (HS)
62.
NOTES ON THE ORDER CODE 
Top d ig its  of 3 remain unaltered.; changes in  bottom 
11 on]y.
Both B and S are cleared, apart irom input to th e ir  
bottom 5 d ig its .
No carry in to  top d ig its  or next order.
Bottom 5 d ig its  of S are punched out.
N i s  odd fo r  input u n its ; N is  even ro r output u n its .
Connecting an input u n it disconnects previous input u n it.
L is  19 d ig its ;  sign d ig it  of S i s  made 0.
The repeated sign d ig it  oi S appears in  M.
The sign d ig it  of 3 i s  added in to  or subtracted from the 
bottom d ig it  of M.
Accumulator has one r ig h t sh ir t , then a succession of 
l e f t  sh if ts , to  norm alise associated binary exponent i s  
a lte red  in  D; N = 0 means no oversh ift can be se t;  
otherwise N i s  sm allest impermissible s h if t .
Left s h if t  can se t overflow while r ig h t s h ir t  repeats sign d ig it .
Left s h if t  cannot se t  overflow and r ig h t sh if t  does not repeat 
sign d ig it .
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Appendix V* I n i t i a l  Orders
The i n i t i a l  orders are  provided to  read in  in teg e rs  and
in s tru c t io n s ,  provided th a t  the follow ing ru le s  are  obeyed:
1. An in te g e r  may be preceded by + o r -  i f  req u ired , though
the former i s  n o t necessary*
2 . Terminating characters fo r  in teg e rs  or in s tru c tio n s  a re  
Space (Sp) or Carriage Return (GR).
3* The th re e  items of an in s tru c tio n  must be separated  by
a po in t ( . )  and not a space.
U* The Function or B-address rosy be om itted i f  zero, but
zero s to re  address or in teg e r must be punched.
R elative addressing i s  accomplished by follow ing the 
address S cy v and an in teg e r x . The f in a l  address i s  
then the  r e s u l t  of adding the contents of s to re  lo ca tio n  
(100 + x) to  S. I f  the  contents of s to re  lo ca tio n  
(100 + x) i s  to  be sub tracted  from S, the symbol n i s  
used between S and x . In  these cases, i f  x i s  zero, i t  
need no t be punched and x may a lso  be negative, provided
th a t the f in a l  address i s  p o s itiv e , v or vQ i s  reserved
fo r  the address of th e  cu rren t in s tru c tio n .
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6 .  D ire c tiv e s . I f  the  address i s  followed by an equals 
(®), the in s tru c tio n  is  obeyed a t  once in s tead  of being 
placed in  the s to re .  These d ire c tiv e s  are used mainly 
fo r  in s tru c tin g  the I n i t i a l  Orders where to  p lace the 
programme being read in  and a lso  when to  stop  reading 
in  in s tru c tio n s  and to  begin obeying them when the 
requ ired  accumulator contents must be sp ec ified .
7. T i t le s .  A ll characters follow ing a l e t t e r  s h i f t  (IS) 
are immediately punched out and not s to red . This 
continues u n t i l  a l in e  feed (LF) occurs, a f te r  which 
s to r in g  again takes place in stead  or punching ou t.
A few perm issib le orders may c la r ify  the above ru le s :
( 1) -720
(2) 5 .2 .3  Sp
(2) 5 .2 .3  CR
(U) -26 . 60 ) A space would be punched a f te r  a l l
(li) 1 .0  ) in s tru c tio n s  b u t i s  no t ind ica ted  in  the examples
(5) 23.20V3
(5) 23.20n3
(5) 23.-20v3
(5) 26.-12V
(6) hO.200 -
(6) 27.300 « 0
(7) IS A B C  CR LF w il l  be e n tire ly  punched out and no t
s to red .
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IMITlAl ORDEHS
0 55. 10 S et D * 10
1 UO. 100 |Acc. a oj Clear 100
2 5 J* .201*5 BU -  -3 fo r  INITIAL PLUS
3 5 . 2 .0 B2 -  0 s e ts  NOT PARAM
k 5 .5 .0 B5 -  0 s e ts  INITIAL SHIFT
5 5 .3 .0 B3 a 0 s e ts  NON ARITH, NOT REFER
6 6 .L .2 Add 2 to  PLUS/MINUS in d ic a to r
7 1*0. 98 S tore or c lea r in  item  s to re
8 31. 97 S tore or c lea r in  in teg e r  s to re
9 10 . 1 .9 6 READ character to  B1 and 96
10 3 2 . 86 Put p a r t d ig i t-p a t te m  in  L
1 1 . 1*3. 37 Add other p a r t  to M
12. 3 8 . 1 .0 S h ir t  p a tte rn  as per B1
13. 2 2 . 5U Jump i f  n o n -d ig it
1U 5o. 97 lQx c (9 7 ) -*ACC
15 8 . 1 .3 0 Remove p a r ity  b i t  in  B1
16 1 . 1 .9 6 True d ig i t  character s to re
17 33. 96 Add tru e  d ig i t  to  L
18 6 .3 .1 Add 1 to  B3 fo r  ARITH
19 26. 8 Jump (to s to re  new in teger)
20 1U.1.57 Jump i f  n o t l e t t e r  s h i r t  * 27 (IS)
21 13.5.1*0 Jump to  STOP i f  SUBSEQ. SHIFT
22 13.3.U0 Jump to  STOP i f  ARITH
23 13.1.9 Jump to  READ i f  en try  from 9i*
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2l* 2 0 . 96 TITLE OUTPUT from ch arac te r s to re
25 6 .3 . ll* Add fo r  M/ LF * 33
26 13.3.28 Jiimp i f  no t M/IF
27 13.1.9 Jump to  READ i f  l in e  feed  (LF)
28 10.3.96 TITLE READ TO B3 and 96
29 13.3.31 Jump i f  n o t Figure S h if t  * 0
30 5 .1 .15 Set fo r  LF condition
31 7.3.27 S ubtrac t fo r  LS ■ 27
32 13.3.21* Jump to  OUTPUT i f  not LS
33 5 . 1 .0 S et f o r  IS  condition
3i* 26. 21* Jump to  OUTPUT
3? 11*. 1 . 1*8 Jump i f  not CR -  30
36 13.3.38 Jump i f  ARITH
37 26.3 .9 Jump to  9 (B3 ■ 0: fo r  M -pattem  a t  11)
38 13 . 2 . 1*6 Jump i f  PARAM
39 17. 99 C(99) ** d ire c tiv e  becomes next order
1*0 0 STOP i f  jump entry
1*1 5 .1 .1 Put 1 in  B1
1*2 3.1.99 Add in  old d ire c tiv e  address
to 1.1.99 Put new address in to  d ire c tiv e
1 . 1 .1 0 0 and in to  address s to re
1*5 16. 201*6 Make next order 1*0.2.98 (w ith B2 ■ 0)
J46 1*0 . 2 .1 0 0 Jump entry , ACC -►100 + B2
1*7 26. 2 Jump ( to  s e t  INITIAL PLUS)
1*8 ll*.1.7l* Jump i f  not Er * 31
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
-  363 -
l
26. 9 Jump to  READ 
5.1.1021* INTERIDDE
40.1.2047 Tci CLEAR (needs ACC » 0)
( to  c le a r  )
14.1.51 MAIN ( 1023 )
26. 0 STORE
7.1 .26  S ub trac t fo r  + = 26
13.1.20 Jump i f  n o t ♦
26 . 83 Jump ( to  jo in  w ith -)
42 . 97 In teg er in  97 -** ACC
12.3.61 Jump i f  NOT REFER
17. 97 Next order becomes 42.jlOO + C(97)J
1*2. 100 C LlOO + 0 (9 7 )]-►ACC
13.4.64 Jump i f  no t MINUS
40. 97 ACC to  97 and c le a r  ACC
44. 97 S ub trac t 97 from cleared  ACC
14.1.69 Jump i f  n o t . * 28
38.5 .14  Log. l e f t  s h i f t ,  34 INIT: 11 SUBSEQ.
5.5.2045 SET SUBSEQ. SHIFT
43 . 98 Add previous p a rt-item  to  ACC
26. 5 Jump faith SUBSEQ. SHIFT)
43. 98 Add previous p a r t  item  to  ACC
14.1.35 Jump i f  n o t n ■ 29
5.4.2046 S et fo r  MINUS 
5.3.1024 S et fo r  REFER AND ARITH
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73 26. 6 Jump ( to  SUBSEQ. and s to re  item)
7k 6 .1 .2 1 Add fo r  ■ * 10
15 13.1.81 Jdmp i f  no t 83
76 13.2.90 Jump i f  PARAM
77 1*0. 99 ACC item  becomes d ire c tiv e
78 2.1 .99 Put d ire c tiv e  address to  B1
79 1.1.100 and thence to  100
80 26. 1* Jump (w ith NOT PARAM)
81 11*. 1.85 Jump i f  no t -  * 11
82 5.iu20i±6 Set fo r  MINUS
83 13.3.UO Jump to  STOP i f  ARITH
81* 26. 6 Jump ( to  SUBSEQ, s to r in g  zero)
85 1U.1.9U Jump i f  not v ■ 12
86 12.1*. 72 Jump i f  no t INITIAL PLUS
87 13.3.72 Jump if' ARITH ( to  jo in  with n)
88 5.2.201*6 S et PARAM (B2 = -2)
89 26. k Jump (w ith PARAM)
90 21. 9i* Jump i f  item  i s  negative
91 1*0. 98 Item (param. su ffix ) 98
92 2.2 .98 and address thence to  B2
93 13.2.1* Jump fo r  B2 now zero (* p o s itiv e )
9k 15.1.21 Jump i f  no t Sp = li*
95 26. 36 I f  Sp, t r e a t  l ik e  CR
The above orders w il l  be c la r if ie d  with th e  a id  of the 
s im p lif ied  flow diagram, F ig . 59.
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An in te g e r  or an in teg e r p a r t  of an in s tru c tio n  are
converted to a b inary  number by means of loop I .  Following
(
the l a s t  d ig i t  of an in teg e r  or address, th e re  w i l l  be a 
Space, Carriage Return, v or •  and, in  th is  case, path I I  i s  
follow ed. In  the f i r s t  th ree  cases, the item is  s to red  in  
the  lo ca tio n  given by a previous d ire c tiv e , a f te r  which th e  
next charac ter i s  read in  by the re tu rn  path I I I .  I f  th e  
in s tru c tio n  i s  a d ire c tiv e , i t  i s  placed in  lo ca tio n  99 ready 
to be obeyed and no t placed in  the main s to re  programme, a f te r  
which the next charac te r i s  read in  by loop IV.
I f  l e t t e r - s h i f t  i s  read in , then i t  and the  follow ing 
ch arac te rs , l e t t e r s  or numbers, are punched out by using the 
loop V. This separa te  reading loop i s  e s s e n tia l  i f  numbers 
a re  to  be perm itted  in  the t i t l e ,  as otherw ise they would be 
s to re d . When the lin e -fe e d  character appears i t  i s  punched 
out and th e  next character i s  read in  a l t e r  follow ing the 
path VI.
The main s to re  i s  not c leared  unless a d ire c tiv e  i s  
used to  tra n s fe r  the co n tro l to  in s tru c tio n  50 in  the I n i t i a l  
Order s to re .
-  166 -
Appendix VI. D ia llin g  Subroutine
In  th is  programme
B1 i s  used fo r  the  lin k  address,
B7 to  spec ify  the f in a l  lo ca tio n  of th e  number 
being d ia lle d  in .
Loc 1023 i s  used as working space.
The orders begin in  any a rb itra a y  s to re  lo ca tio n  m 
and continue as below:
m
m + 1  
m + 2
m + 3
DIAL
OR
START
m + i*
m + 5
m + 6 
m + 7
m ♦ 8 22. 2v
55. 10 Set D -  10
1*0. 1023 Clear ACC ( in to  1023)
UO.7.0 Clear s to re  sp e c ifie d  by B7, by tra n s fe rr in g
contents of c leared  ACC.
10 STOP: to  await DIAL OR START
23. 2v 
26.1.0
Jump 2 orders ahead i f  ACC i s  NZ (*= DIAL)
Jump to  lin k  address ( i . e . ,  obqy link )
(= START)
51. 1023 Copy 10 from D in to  1023
U*. 1023 M* * M -  30: su b tra c t 10 (from 1023) from
d ia l  en try .
Jump 2 orders ahead if* ACC i s  + (ACC now 
zero , d ia l  en try  was 10 fo r  d ig i t  z e ro ).
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m + 9 U3. 1023
m + 10 U0. 102i
m + 11 56 .7 .0
ra + 12 33. 1023
m + 33 3 1 .7 .0
m + Ik  liO. 1023
m + 15 26. -32v
I f  ACC was add 10 from 1023 to  M to  
r e s to re  d ig i t .
Put new d ig i t  from ACC in to  1023 and 
c lea r  ACC
10 x (p rev . in te g e r :  in  s to re  designated
ty  B7) L
L» * L + new d ig i t  ® new in te g e r  
S tore new in teg e r (from L) in  s to re  
designated fcy B7
Clear ACC ( in to  1023: now f in ish e d  w ith ) . 
Jump back 12 orders ( to  STOP)
Appendix VII 
R eprin t of Reference 56
An A nalogue Com puter 
for Teaching Purposes
b y  P.  A.  V .  T H O M A S ,  
B . S c . ( E n g . ) ,  A . M . I . E . E *
Because computers are not available for demonstrational 
purposes, a low-pricedgeneral-purpose analogue com­
puter has been developed in Glasgow University for 
explaining the principles of analogue computing circuits.
& p B ■ BH
B
Fig. 1 {left). G en era l v iew  o f  the G la sg o w  U n iversity  T each ing  A n a logu e C o m p u ter  {G U T A C ), {righ t) Plan v iew
o f  the p ro b lem  board .
TH E  G lasgow  U niversity  T each ing A n alogu e C o m ­puter (G U T A C ) w as developed in the Electrical 
E ngineering D epartm ent to fulfil tw o objects: F irstly  it 
w as intended to dem onstrate the principles o f  analogue  
com puting circuits, and, secondly  it was designed for use 
as a general-purpose, real-tim e com puter having a reason­
able accuracy. T o  m eet these needs, it was considered  
desirable that the com puter should be portable, flexible  
and easily  operated, and at the sam e tim e be o f  m oderate  
cost. T he resulting com puter is show n in F ig. 1(a). From  
this it w ill be seen that the pow er supply is situated on  
the le ft and the com puting unit on  the right. T he low er  
front portion  o f  the latter consists o f  a separate plug-in  
unit. T h e com puter unit is 24 by 12 by 30 in. high and  
the pow er un it is 21 by 15 by 30 in. high.
T he C om p uting  U n it
G U T A C  fo llow s conventional real-tim e com puter  
principles in consisting o f  high-gain , d.c.-coupled am pli­
fiers w ith suitable feedback netw orks and coefficient 
potentiom eters. R eferring to  F ig. 1 the ten am plifiers 
are seen at the top o f  the com puting unit, arranged around  
the m onitor and calibrator panel w hich contains the cen ­
tral m eter. B elow  this panel is m ounted the coefficient
*D epartm ent of Electrical Engineering, The U niversity , G lasgow , W .2.
potentiom eter panel, carrying tw elve potentiom eters and  
setting-up sw itches. F inally , below  this, is a panel w ith six  
potentiom eters w hich provide the d.c. potentials for the 
initial conditions required for the integrators, etc. and  
also the six necessary control sw itches. R eading left to 
right, these are, ‘a.c. supply o n ’, ‘±  300 volts d.c. o n ’ (for  
the am plifiers), ‘±  100 vo lts d.c. o n ’ (reference supply), 
‘com pute/reset’, ‘h o ld ’ and a spare sw itch.
Careful investigation  show ed that little advantage was 
to be gained by designing and constructing the d.c. am pli­
fiers in the laboratory, since those available com m ercially  
were obtainab le at a strictly com petitive  price. T he type  
selected had a.c. drift correction circuits included, giving  
a d.c. gain  > 3 0  x 10G, a bandw idth o f  16 kc/s w ith a gain  
o f  10, a  daily  drift o f  >  20 p V  and an output vo ltage  o f  
± 1 0 0  vo lts into a 10-kf2 or 20-kfi load  resistor. E ach o f  
the coefficient potentiom eters is a 50-kfi w ire-w ound  
resistor, the input to each being taken through a three- 
position  setting-up sw itch, arranged either above or below  
the corresponding potentiom eter. T he other end o f  each  
potentiom eter is connected  to earth.
T he initial condition  potentiom eters are also o f  the 
50-kf2 w ire-w ound type. T hey are connected  across the  
± 1 0 0  vo lt reference supply, and are brought into use by 
m eans o f  reset relays operated by the ‘co m p u te /rese t’ 
sw itch. A  second set o f  relays (hold) enable the com pu-
P R E V I O U S
U N I T
C O E F F I C I E N T
P O T E N T I O M E T E R
A M P L I F I E R
Fig. 2. S ettin g -u p  pro ced u re  fo r  m e th o d  2.
I O O V
I O - T U R N
P O T E N T I O M E T E R
Fig. 3. Balance sy s te m  u sed  fo r  m e th o d  3.
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Fig. 4. M u ltip le  inpu t p ro cedu re . P2 represen ts the p a r­
ticular p o ten tio m ete r  being set-up .
+  I O O  V
- I O O V
r '
v w w v —VWvW
P R E V I O U S , , ____
U N I T
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Fig. 5. In teg ra to r se t-up .
F ig. 7. Solu tion  o f  a p ro b lem  w hich in vo lve s the  
m echan ica l v ibra tion  d a m p er sh ow n  in the d iagram  
a b o ve .
tation to be stopped at any instant, either to m ake 
m easurem ents or to change the coefficients.
T he P rob lem  Board
T o  provide m axim um  flexibility, the problem  is set up 
on a problem  board w hich is plugged into the front o f  
the com puting unit. It w ill be seen from  F ig. 1 that the 
inputs and outputs o f  all the am plifiers (A1 to A 10) and  
the coefficient potentiom eters (PI to P I 2) are brought out 
to sockets on the insulated panel. In addition  to these are 
added the initial-condition potentials (I.C .l to I.C .6), 
tw elve bus-bars, ± 1 0 0  volts and tw o test points (T .P .l 
and T.P.2). T he com puting resistors w ere m ade up in 
plug-in tubular form  but, because o f  their greater p h ysi­
cal size, the capacitors w ere assem bled in a separate box.
T he values o f  the elem ents were standardized to nom inal 
values o f  100 kQ, 1 M fi, and 1 respectively.
By using a separate plug-in problem  board, the flex i­
b ility  is increased. A  num ber o f  boards can be availab le  
and qu ick ly  interchanged for dem onstration purposes, or 
they m ay be set aside if a particular problem  is likely  to 
recur in the near future.
T h e P o w er  Supp ly
T h e pow er supply consists o f  three units. T w o o f  these 
are o f  com m ercial m anufacture and supply + 3 0 0  volts  
at |  am p and —300 vo lts at \  am p for the am plifiers. 
T hey are highly stab ilized  by conventional m ethods. The  
third unit, m ade in the laboratory, consists o f  tw o sections 
giving + 1 0 0  vo lts and — 100 vo lts as the reference volt-
a s in  wt
M A S S
MA S S
Fig. 6. S o lu tio n  o f  a seco n d  o rd er d ifferen tia l  
equ a tion , x - \-a x - \-b x  =  0 .
/ / / / / / / / / / / / / / / / / / /
S P R I N GK, D A S H P O TOl
S P R I N G
* , «
/ / / / / / / / /
d2x + Ax + B0 =  O 
dt2
d20 + C0 + Dx =  O 
dt2
Fig. 8. Solu tion  fo r  the eq u a tio n s o f  a tu n ed  torsion al
pen d u lu m .
ages used for initial conditions, setting-up o f  p o ten tio ­
m eters, etc. T his unit consists o f  tw o stabilizers receiving  
their inputs from  the ab ove  ± 3 0 0  vo lt supplies. A  
low -vo ltage  unstab ilized  supply o f about 8 volt for  the  
relay circuits is a lso  provided.
O peratin g  P roced ure
T h e problem  is set up on the problem  board using the 
plug-in  resistors, capacitors and associated leads. T he  
board is then plugged in to  the com puting unit and the  
supplies are sw itched  on . A fter  a llow in g  a reasonable  
w arm ing-up period, each am plifier ‘set zero ’ is checked  
and all coefficient potentiom eters and initial conditions  
are set up. O ne o f  the fo llow in g  three m ethods is adopted  
according to the accuracy required:
(1) F or dem onstration  purposes it w ill usually  suffice 
to  read the dials directly.
(2) W here higher accuracy is required, the m ethod  
sh ow n in F ig . 2 is adopted . E ach  potentiom eter has an 
associated  three-position  setting-up sw itch w hich  is norm ­
ally  in position  2, connecting the potentiom eter to  the  
previous unit. T o  set up the overall constant o f  the block, 
the sw itch is set to position  1, exciting the potentiom eter  
w ith  + 1 0 0  vo lt reference. T he voltm eter selector sw itch  
is then set to  the appropriate am plifier output and the  
potentiom eter is subsequently  adjusted to g ive the required  
value. T hus, if  the overall constant for the b lock is to  be 
0.8, the voltm eter m ust read 0 .8 X 1 0 0 = 8 0  vo lts. T he  
setting-up sw itch is then returned to position  2.
(3) F or  even higher accuracy than m eth od  2, a 10-turn 
reference potentiom eter is used in a balance system , as 
show n by F ig . 3. In this case, the am plifier output is 
balanced against the reference potentiom eter w hich is 
supplied w ith  the — 100 v o lt reference supply— negative  
due to the phase inversion o f  the am plifier— the desired  
overall constant being set up on the reference p o ten tio ­
m eter and the voltm eter being used as a null detector.
In som e instances an am plifier w ill receive m ore than  
on e  input w ith  different coefficients. E ach potentiom eter  
is then set up  ind ividually  by earthing the inputs to the 
other potentiom eters by use o f  the third position  o f  the  
sw itch  as show n in F ig. 4. H ere P2  represents the par­
ticular potentiom eter being set-up.
In the case o f  integrators, the initial output is set up by
m eans o f  a convenien t in itial cond ition  poten tiom eter as 
show n in F ig . 5. D uring the set-up procedure the relay  
contact is in position  1 so  that the integrator capacitor C  
is charged to  the required vo ltage, as read on the v o lt­
m eter. W hen the ‘c o m p u te /re se t’ sw itch  is operated , the  
relay contact m oves to  position  2, connecting the block  
as an integrator w ith a tim e constant C R . H avin g  set up  
all the required coefficient potentiom eters and initial c o n ­
ditions, the recorder selectors are set to the required o u t­
puts and the ‘c o m p u te /re se t’ sw itch  is operated . T he c o m ­
putation  can, if required, be stopped m anually  at any  
tim e by operating the ‘h o ld ’ sw itch  w hich open-circuits  
the integrators by m eans o f  a second  set o f  relays.
S u ita b le  for  W ide R an ge o f  P rob lem s
A n y  linear problem  involv in g  not m ore than a total o f  
ten inversions, additions and integrations can be solved. 
T h e overall accuracy obtainab le is obv iou sly  dependent 
on the com plex ity  o f  the problem . A s an exam ple, the  
solution  o f  a second-order differential equation given in 
F ig. 6 gave results w ithin 2 per cen t for the frequency  
and 5 per cent for  the decrem ent. M ore com plex  exam ples  
are the m echanical v ibration  dam per illustrated diagram - 
m atically  in F ig . 7 and  the tuned torsional pendulum  
show n in F ig . 8.
G U T A C  fulfils the requirem ents o f  a low -priced, 
general-purpose, m oderate-accuracy analogue com puter  
for  teach ing purposes, the total cost o f  m aterial being  
about £750. It w ill be observed that no non-linear fu n c­
tion units have been incorporated, but it is intended at a 
later date to  construct a third unit housing a m ultiplier, 
a function  generator and other non-linear units to sim u ­
late such com ponents as dead zo n e  and back-lash.
A ckn ow led gm en ts
T he author w ishes to  express his thanks to the U n iver­
sity o f  G lasgow  for perm ission to  publish this paper, to  
his co lleagues for their helpful suggestions and encourage­
m ent, and to M r. G . B oyle  w ho constructed the com puter  
and helped w ith  the m echanical design.
SARAH Helps Oil Survey
SH E L L  A ircraft Ltd. are using S A R A H  radio beacons to  help o il-survey operations in the T rucial O m an  
C oast area. S A R A H , w hich is m anufactured by the Special 
Products D iv ision  o f  U ltra  E lectric Ltd., is the sm all self- 
conta ined  radio transm itter w hich provides a beacon signal 
on  w hich aircraft, land  vehicles and sea vessels can hom e. 
Its principal application  is in locating  survivors o f  air 
crashes, and the version o f  S A R A H  being used  in the  
Persian G u lf is a variant o f  the equipm ent supplied to  
C om m on w ealth  and N .A .T .O . m ilitary forces. In the  
civilian  beacon system , w h ich  is designated as R B 52K , 
the speech facility  has been om itted .
T he survey area w hich is being w orked is entirely featu re­
less, and due both  to  heat haze and dust it is norm ally  im ­
possib le  to  identify  any sort o f  visual position  m arker from  
the air. It is essential, how ever, that the poin t at w h ich  the  
previous day’s operations w ere term inated should  be  
located . S A R A H  receiving equipm ent has accordingly  
been installed in tw o W S.55 helicopters. In the first trial 
run, w ith  the beacons set up at points unknow n to  the  
pilots, hom ing signals w ere received at a d istance o f  15 
m iles, from  an altitude o f  1,500 ft, and successfu l hom ings  
m ade. D uring the last four m onths S A R A H  has proved a 
valuab le  aid to  surveying in extrem ely  difficult country.
International Transistor Exhibition
Earls Court, London, 21st to 2Jth May 1 9 5 9
“  Q1 O M E T H IN G  for everyone” —  that seem s a fair  
sum m ary o f  the International T ransistor E xhib ition , 
w hich  is being prom oted by the E lectron ics and C om m u n i­
cations Section o f  T h e Institution  o f  E lectrical Engineers, 
in connection  w ith their International C on ven tion  on  
Transistors and A ssociated  Sem icon ductor D ev ices. T he  
exhibition is far m ore than a display o f  transistors: in fact, 
the exhibits can be classified under six  m ain headings—  
sem iconductor devices ; equipm ent for the production  and  
testing o f  such devices ; m aterials ; r esea rch ; com ponents ; 
and equipm ent using sem iconductor devices. T h e  appeal 
o f  the exhibition  should therefore be w ide, for it offers 
som ething for everyone in any w ay concerned w ith m odern  
trends in electronics.
A lthough at the tim e o f  going to press fu ll details are 
not availab le from  all the exhibitors, w e  hop e that the  
fo llow in g  brief survey w ill be o f  som e assistance to  visitors. 
W e w ou ld  stress that no attem pt has been m ade to  m ention  
every exhibit, or even every exhibitor. H ow ever, a fu ll 
list o f  those w ho w ill have stands at the exh ib ition  appears 
below .
Sem iconductor D ev ices. A  good  idea o f  the present-day  
scope o f  transistors can be gained from  the exhibits o f  
those firms w h o m anufacture these and other sem i­
conductor devices. T he British T h o m so n -H o u sto n  C o . L td .  
will be show ing h.f. and l.f. transistors for am plification  
and sw itching a p p lica tio n s; germ anium  poin t-contact 
diodes for  com puters, data processing and television  ; ger­
m anium  and silicon junction rectifiers and silicon m icro­
w ave diodes for radar. A  full range o f  transistors for both  
com puter and h .f ./v .h .f . com m unication  applications w ill 
also  be show n by S em ico n d u cto rs L td .
A pplications for silicon devices and how  they are p ro ­
duced will form  the m ain them e o f  the d isp lay by F erran ti 
L td ., w hich w ill include low -, m edium - and high-pow er  
silicon rectifiers, photocells, signal d iodes, p-n-p-n  sw itches, 
variable capacitor diodes, fast d iodes, and zener reference  
diodes. T he display by W estingh ouse B rake  & Signal C o . 
L td .  w ill include a series o f  exhibits devoted  to sem i­
conductor pow er control devices, w h ile  E nglish E lec tric  
V a lve  C o . L td .  w ill sh ow  exam ples o f  a ir-coo led  high- 
pow er germ anium  rectifiers w ith  current ratings in the 
range 13 to  160 am p. N e w m a rk e t T ra n sistors L td ., in 
addition to  their w ide range o f  transistors, w ill be show ing  
an autom atic  m easuring and grading m achine designed by 
the com pany to  handle germ anium  w afers.
F rom  the U .S .A . the d isplay o f  the R a y th eo n  M a n u ­
fa c tu rin g  C o . w ill prim arily illustrate the w ide  range  
covered  in the field o f  sem iconductors, m any types now  
being produced in E urope.
P roduction  E quipm ent and M aterials. T he m anufacture  
o f  transistors has its ow n problem s, and som e o f  the  
answ ers to  them  w ill be fou n d  here. R a d io  H ea te rs  L td .,  for  
exam ple, w ill be sh ow ing  their ‘R a d y n e’ silicon  zone- 
refining unit, and  m achines for  au tom atica lly  saw ing hard  
m aterials such as silicon  and germ anium  w ill be on the  
stand o f  A .  & M . F ell L td . A  w ell-k now n G erm an firm, 
H eraeu s Q u a rzsch m elze  G .m .b .H .,  through their British  
agents F leischm ann  (L o n d o n ) L td .,  w ill be show ing m ain ly  
quartz w are for  use  in the produ ction  o f  transistor 
m aterials.
O ther com panies w ith  exhibits for  the m anufacturer w ill 
be E d w a rd s H igh V acuum  L td .  (vacuum  coatin g  plant, 
vacuum  furnace, potting and degassing outfit, etc.), B irlec  
L td .,  sh ow ing  a new  p ilo t dryer designed to  dry air and  
gases for transistor m anufacture, and E lga  P ro d u c ts  L td ., 
w h ose  E lgastat R o b o t type B .106 is a  se lf-con ta in ed  unit 
for  sem iconductor w ashing. On the testing Side, T he W a yn e  
K e rr  L a b o ra to r ies  L td . w ill show  transistor adaptors for  
their r.f. bridge B .601, w h ich  are described in N e w  E q u ip ­
m ent & C om ponents this m onth .
A  g o o d  selection  o f  m aterials w ill be seen on the stand  
o f  Johnson, M a tth e y  & C o . L td .— germ anium  and ger­
m anium  dioxide, high-purity m etals, a lloys for  sem i­
conductor devices, etc. T h e G eneral C hem icals D iv isio n  o f  
Im p eria l C h em ica l In du stries L td .  w ill sh ow  sem iconductor  
grades o f  silicon.
R esearch  E xhib its. T he stand o f  the R esearch  L a b o ra -
L I S T  O F  E X H I B I T O R S
U N IT E D  K IN G D O M
B a rlo w -W h itn ey  L td . . .  . .  . .  29
B elling  & Lee L td .....................................................  12B
B irlec  L td .............................................................................  34
B ritish  Com m unications and E lectron ics . .  12
B ritish  O xygen G ases  L td . . .  . .  . .  86
B rush  C ry sta l C o . L td . . .  . .  . .  41
B u rn d e p t L td . . .  . .  . .  . .  101
C h a p m a n  & H all L td . . .  . .  . .  18
D a w e  In stru m e n ts  L td . . .  . .  . .  27
D e p e n d a b le  R elay  C o . L td . . .  . .  33
E d w ard s  H igh  V acu u m  L td . . .  . .  23
E lectronic Engineering . .  . .  . .  73
E lg a  P ro d u c ts  L td ...........................................................  52
E llio tt-A u to m a tio n  L td ...........................  . .  63
E ng lish  E lectric  V alve C o . L td . . .  . .  28
E v an s E lectro se len iu m  L td . . .  . .  81B
E v er-R ead y  C o . (G reu t B rita in ) L td . . .  30
A. & M . Fell L td ........................................................ 50
F erg u so n  R a d io  C o rp o ra tio n  L td . . .  11
F e rra n ti L td . . .    74
G en era l E lectric  C o . L td .............................................  55
H atfie ld  In stru m e n ts  L td . . .  . .  . .  17
F le isch m an n  (L o n d o n )  L td ...................  . .  39
Im p eria l C h em ica l In d u str ie s  L td . . .  . .  104
T h e  In s t i tu t io n  o f  E lec tr ica l E n g in eers  . .  15
Instrum en t Review  . .  . .  . .  . .  31
In te rn a tio n a l  R ectifiers (G .B .)  L td . . .  20
J o h n so n , M a tth e y  & C o . L td . . .  . .  47
K y n m o re  E n g in eerin g  C o . L td ................................. 62
L iv in g sto n  L a b o ra to r ie s  L td . . .  . .  16
Jo sep h  L ucas (E lec trical) L td ...................................  70
M allo ry  B atte ries  L td . ......................................  68
M a n so l (G .B .)  L td .......................................................... 35
M id la n d  B an k  L td .......................................................... 19
M in in g  & C h em ica l P ro d u c ts  L td . . .  51
N e w m a rk e t T ra n s is to rs  L td .
T h e  P lessey  C o . L td .,  C o m p o n e n ts  G ro u p  
P y e  L td .
R a c a l E n g in eerin g  L td .
R a d io  H e a te rs  L td . . .
R a n k  C in te l L td .
R .C .A . (G re a t  B rita in )  L td ..
R iv lin  In s tru m e n ts  L td .
R o b a n d  E lec tro n ic s  L td .
S e m ic o n d u c to rs  L td .
S h aw  P u b lish in g  C o . L td . .
S in te r in g  & B raz in g  F u rn a ce s  L td .
S o u th  L o n d o n  E lec tr ica l E q u ip m e n t C o . L td . 
S ta n d a rd  T e lep h o n es  & C ab les  L td .
T a y lo r  & F ra n c is  L td .
T exas In s tru m e n ts  L td .
T h e rm a l S y n d icate  L td .
U l t ra  E lec tr ic  L td .
V en n er E lec tro n ics  L td .
T h e  W ay n e  K e r r  L a b o ra to r ie s  L td .
W elw yn  E lec tr ica l L a b o ra to r ie s  L td . 
W estin g h o u se  B rake  & S ig n al C o . L td . 
W h ite ley  E le c tr ic a l R a d io  C o . L td . 
W ire p o ts  L td .
W ire  P ro d u c ts  & M a ch in e  D e s ig n  L td . 
A U S T R IA
E le c tro v ac  H a c h t  & H u b e r  O .H .G . (A g en ts  
-  T h e  R o d iti  In te rn a tio n a l  C o rp o ra t io n  
L td .,  L o n d o n )
B E L G IU M
U n io n  M in ie re  d u  H a u t  (A g en ts  -  B ra n d -  
h u rs t C o . L td ., L o n d o n )
F E D E R A L  G E R M A N  R E P U B L IC  
S iem ens & H a lsk e  A .G . (A g en ts  -  R . H . C o le  
(O verseas) L td .,  L o n d o n )
54
46
24 
82 
72 
80 
85 
71 
61 
46
105
78
93
25 
22
6
60
21
40
38
67
12A
77
49
18A
69
63A
36
T e -K a -D e  G .m .b .H . (A g en ts  
L o n d o n )
T e le fu n k e n  G .m .b .H .
N eoflex  L td .,
57
53
F R A N C E
C o m p a g n ie  F ra n c a ise  T h o m s o n -H o u s to n  32
C o m p a g n ie  G e n e ra te  d e  T e leg ra p h ie  san s
F i l .............................................................................  48
IT A L Y
S o c ie ta  G e n e ra le  S e m ic o n d u tto r i  S .p . A . 66B
J A P A N
S an y o  E lec tr ic  C o . L td . (A g en ts  -  M a ru b e n i-  
U da  C o . L td .,  L o n d o n )  . .  . .  . .  82A
T o k y o  S h ib a u ra  E le c tr ic  C o . L td . (A g en ts  -
D a iic h i  B ussan  K a ish a  L td .,  L o n d o n )  . .  9 1 A
U .S .A .
R a y th e o n  M a n u fa c tu r in g  C o . (A g e n ts  -
B. & K . L a b o ra to r ie s  L td ..  L o n d o n )  . .  66
S e m ic o n d u c to r  In fo rm a tio n  S erv ice . .  89
S y lv an ia  E le c tr ic  P ro d u c ts  In c . (A g en ts  -  
S y lv an ia  T h o rn  C o lo u r  T e lev is io n  L a b o r ­
a to ries , E nfie ld) . .  . .  . .  . .  45
T ra n s itro n  E le c tro n ic  C o rp o ra t io n  (A g en ts  -
G . E . In d u s tr ia l  S u p p lie s  L td .,  L o n d o n )  64
R E S E A R C H  S E C T IO N
A sso c ia te d  E lec tr ica l In d u s tr ie s  L td . . .  81A
B ritish  B ro a d c as tin g  C o rp o ra t io n  . .  . .  92A
B ritish  T h o m s o n -H o u s to n  C o . L td . . .  59 , 100 
G e n e ra l P o s t Office . .  . .  . .  . .  88
M in is try  o f  S u p p ly  . .  . .  . .  . .  96
M u lla rd  L td . . .  . .  . .  . .  65 & 97
S iem ens E d iso n  S w an  L td . . .  . .  37
U .K . A to m ic  E n erg y  A u th o r ity  . .  . .  94
U n iv e rs ity  o f  B irm in g h a m  E le c tr ic a l E n g in ­
ee rin g  D e p a r tm e n t . .  . .  . .  92
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In s tru c tio n  Word (IW) Operation Word (OW)
( P A P A
Read PI in to  
SR, Test i i ' 
to  nBn Modi­
f ie d
Transfer PI 
(unmodified) 
from SR to  CR 
(modified)
Add 1 to  
GC,
Read (S) to  
SR i f  r e ­
quired
Obey PI
J ig ,  It, Basic Machine Rhythm.
In struction  and Operation Woras
F a s t ' WT | WA
h |  3 Pulses 
S -  0
Halx- wt WA >
5 S « 11 3
Normal WT? Wa |
1* S « 21 3
Operation Words Only
Double OWT OWA jiw l uw a  *
i r --------- s -= tio ---------" - j
F ig . S. In s tru c tio n  Times
A c c u m u l a t o r
Most* S ig n if ic a n t
S e r i a l M u l t i p l i e r
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Fig»12. Instruction Word Period
Ehd or Previous OW
IA
IB
ID
Clear SR and BAR
Read In s tru c tio n  irom S tore in to  SR and 
Copy back in to  the S to re ,
I i  F > 15 , copy B -d ig its  or P .I ,  in to  BAR to  perm it
B-modifi c a tio n ,
( i i i )
( i i )
(21)
Add the contents of 
C1R and/or BR to  SIR( 11)
Clear CR and BAR
Copy SR in to  CR and i f  F< 16, th e  B -d ig its  
Change over to  OW
(a) Flow Diagram
Add the  contents 
of CR and 
possib ly  BR to  
SR
to  g ive BR address.
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(b) (Above.*) UNMOT>\Ft£I> INSTRUCTION
( c )  ( R i g h l r )  M o t n P t t t P  I n s t r u c t ! o n
L o & ic D i a g r a m s
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A A
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IA HT
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Basic Operation Word Period 
Flow Diagram
IZ
0A_
OB
Test i f  the  in s tru c t io n  i s  perm issib le  and C lear SR. 
Advance CC ty  U nity. I f  requ ired , read  number from 
S tore  to  SR and rew rite  back.
OD
OS
S-pulses applied  to  s h i f t  numbers from 
one r e g is te r  to  another
0X_
2L
2 1
IA
I f  requ ired , w rite  number from SR in to  S to re .
Change over to  IW
< $>
S I R
AA
HEoj
H Z  I
~+\ 2 )— |
«I
- n f H
60
OA
H 2 0
H 2T
AND
BlR
(o') QR.fct.RS IMVOIVINO StoR£ E N T R Y  ............................. ..
or Co n t r o l  R e o i s T t R ---------------------
(b) ORT5CRS INVOLVING STORe R«AJ>»NG 
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( b )  QRpgff .3  i n  w h i c h  S t o r e .  Co n t e n t  is u n c h a n g e d
FOR M - R eGtISTEr I n STRUCTIONS
O A
- DHA
D R
H I
Loqfc.
U n i tH E X
A A
(q) (Abovg-  ^ S t o r e  R s frisTg.r O r d e r s  w ith
In p u t - * op_. O ut put-------
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U n i r
F ig .17. S tore  to L-Register Transfers
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OA
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Test i f  perm issib le  and Clear SR.
Advance CC by u n ity . Read from S tore to  SR. 
C lear MR.
OD I f  SR i s  negative , s e t  MR to  -2 T ^  ( 1 1 1 . . . . . I l l )
OS
(19)
Copy 19 le a s t  s ig n if ic a n t  d ig i ts  of SR in to  IR
OX
OX
)
) Complete r e c irc u la tio n  of SR
)
)
OZ
IA
( a ) Flow Diagram fo r  Reading from S tore
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(fa) Locric. DiAGRAn : To S t o r e ......
Fr.om S t o r ^l- -T "
p ^ o j_ 8 e L-Regis t e r  Addition and Subtraction
IX Phase S e lec to r s e t  to  <pb
K
0A_
OB
Test i f  perm issib le  and Clear SR
Advance CC try Unity* Read from S to re  to  SR
OD Change Phase S e lec to r to  <pa making Long operation
OS
(19 Add 19 le a s t  s ig n if ic a n t  d ig i ts  of SR to  LR
OX
or
oz
IA
t
Phase 1
) Complete re c irc u la t io n  of SR.
)
) f l f  no phase 2, re tu rn  Phase S e lec to r to  (pb, 
) \removing Long operation^ending in s tru c tio n
 I f  phase 2, QZ becomes OD
1
Phase 2
OY
OD
OS
( 21)
Change Phase S e lec to r to  <pb 
removing Long operation
Add SR- and/or carry  to  HR
OX
OY
OZ
u
(a) Flow Diagram fo r  L-Regis t e r  Addition
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Cycle
Inter*
Cycles
Last
Qycle
Test i f  perm issible and Clear SR 
Advance CC by Unity and Read Store to SR. Clear A 
and add 2 to AC making i t s  content = -19 se ttin g  Long 
Operation.
Add 2 to AC. Optional p resh ift of A. 
Not (m = 1 = b)
Add or Subtract SR to P.P. in  MR and 
recircu late  SR
Optional post sh ir t  of A ) Double s h if t  of DR
)
2nd s h if t  of A )
Add 2 to AC. Optional P resh ift of A
OX
2nd s h if t  of A
OD Add 2 to AC making i t s  content 1 1 + 1 removing 
Long Operation
Add or Subtract
(21)
Optional post s h if t  of A )
) Double s h if t  of DR
OY
IA
(a) Flow Diagram.
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Fig» 20. D ivision
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OA
OB
Test i f  perm issible and Clear SR
Advance CC by Unily and Read Store to SR. Clear DR,
1st
Cycle
OD
OS
(21)
Advance AC by Unity changing i t s  content to -20  
se tt in g  Long Operation. Compare OF d ig its  of SR and A.
Add or Subtract SR to MR and add 1 or 0 to DR
19
Inter.
Cycles
21st
Qycle
OX
OY
OD
OY
OD
OS
(21)
Left S h ift A and DR
Advance AC by Unity and compare OF d ig its  of SR and A.
Advance AC by Unity changing i t s  content to 0 prevent­
ing l e f t  s h if t  and compare OF d ig its
Add or Subtract SR to MR and add 1 or 0 to DR
Last
Cycle
OX
OY
OD
OS
(21)
OX
OY
OZ
El
Advance AC by Unity changing i t s  content to +1 and 
removing Long Operation. Compare OF d ig its
Add or Subtract SR to MR and add 1 or 0 to  DR
Change OF d ig it  of DR. Right s h if t  A. I f  D carry store  
* 1, s e t  Permanent OF Indicator
I f  OF in  DR, s e t  OF Indicator
(A) Flow Diagram
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; Rr.su. 4 s«.t'
P irw .O F
 () .
— ! DCS = I
ox
ACA of
OD
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F ig . 21, S h if t  Operation
Test i f  perm issible and Clear SRfc 
Advance CC by Unity* ( I f  N+, s h if t  A in  opposite
(d irec tio n ; I f  N-, d ig ita l ly  
(complement number N.
Copy the d ig i ta l  complement of 6 le a s t s ig n if ic a n t 
d ig its  of N in to  AC unless required s h i f t > 3 8  when 
-I4.8 i s  se t in to  AC. I f  Logical S h ift, make OF d ig i t  
of A -  0.
( i )  I f  Bight S h if t  >  3 8 * operation  i s  Fast
IZ
OA
OB
OD
Clear A* I f  Logical S h if t  make OF d i g i t  of A ■ sign
d ig i t  of A,
OY
IA
( i i )  I f  no t ( i)
W
OS
(0 to
hsa
ox
or
oz
IA
S h if t  A, adding Unity to  AC fo r  each s h i f t  u n t i l  
AC * 0 .
I f  Logical S h if t  make OF d ig i t  of A ■ sign  d i g i t  of A
(A) Flow Diagram
+ 1 S h i f t  A 
AC*0 RC to AC RK L
OXOD
OD
fcT,I f
C oN TR O i. R£Grf STE.R
S t a g e s
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(b) Logic DlACrRftM
IZ
OA
OB
Test i f  perm issib le  and Clear carry  s to re s  
Advance CC by Unity and Clear NR
OD___
OS
(0 to
Uo)
Copy the d ig i ta l  complement of the  6 le a s t  s ig n if ic a n t  
d ig i ts  of CR in to  AC. R ight s h i f t  A
Left s h i f t  A, adding Unity to  AC fo r  each s h i f t ,  u n t i l  
normalised
OX
OY
OZ
I f  A i s  no t norm alised (A ■ 0 ), operation  i s  complete. 
I f  A i s  norm alised, copy AC in to  NR and change Phase 
S e lec to r to  <p2 connecting CR s h i f t  pu lse  gate and 
change over to  Long Operation
(a) Phase 1. Flow Diagram
QD Copy most s ig n if ic a n t  d ig i t  of LR to  MHA carry  s to re
OS MHA Carry added to  MR. Sum of NR and CR1 su b trac ted
(21) from DR w ith CR s h i f t  pu lses stopped a t  11 by HT.
OX
OY
OZ
I f  A s t i l l  norm alised (A+l or -§ ) ,  operation  i s  complete, 
I f  A not norm alised, c le a r  NR and continue in  phase 3 .
(b) Phase 2 . Flow Diagram
Clear carry s to re s .  I f  0PM = 0, S ig h t S h if t  A and s e t  NR^-l
I f  OFM = 1, Left S h if t  A and s e t  NR=+1
OS S ub trac t NR from DR and re c irc u la te  MR
(21)
OX
OY Change phase se le c to r  to  removing Long operation
0Z_
IA
(°) Phase 3 . Flow Diagram.
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Input [10] Output [20]
11
Ok Test i f  perm issib le  and cle iar SR
OB Advance CC by Unity and Test i f  Unit i s  Ready.
Copy B uffer S to re  to  SR. 
Copy SIR in to  BR 
W rite SR in to  S to re
Read from S to re  to  SR
Copy SR to  Buffer S to re
F a s t O peration]
[  No OS J
OD
OS
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Set no t Ready, Long Operation and No Tape
T e i t~ T F ^ S i i s s ib le  order and un se t b is ta b le  u n its  i f  
p e rip h e ra l equipment i s  ready. Clear SR
I f  Not Ready I f  No Tape
OAOA
I f  output, read from Store 
to  SR
Close FDC making F ast 
Operation and give Stop 
C all
GBOB
Close FEkC making F ast Operation
OX
Test i f  Ready:
OX
YESNO
Stop
Test i f  Ready 
NO YES^
OY
Transfer between Buffer S to re  
and SR
OS 
(11) or I f  Input, copy SIR in to  BR
Remove Long operation  and i f  
Input, w rite  SR in to  s to re
OY
I t
(a) Flow Diagram
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P ig , 26, D ia l Input*
Computer Stopped
D ia llin g  begins
D ig it pu lse s ta r t s  computer i f  perm issib le  and changes 
over D ial S e le c to r .
MHA cariy  s to re  s e t  to  1.
OX
OY
W
IA
IB
ID
IS
( 21)
IX
i r ~
IZ
OA
OB
Add carry  to  ME
Clear MHA carry  s to re
OD
OS
(21)
oF"~
OY
OZ
R ecircu la te  MR
Stop
Each d ig i t  pulse rep ea ts  above.
At end of In teg e r as above u n t i l  OS
OX
OY
OZ
Change over D ial S e le c to r
Advance CC by Unity to  en te r conversion
subroutine
IA
(a) Flow Diagram
C l e a r  S e t  
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J  S T A f i t T
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IM P
bistable
f  RUN ' 
l BISTABLE
PUi.SE Terminated
(b ) L o g i c  D i a o r a m
IZ N-Mod ( j i l 3-Mod 0 .7]
Ok Test i f  perm issib le  anc1 c le a r  SE
OB Advance CC fcy Unity 1
Read from S to re  to SR
Clear CR 
Copy SR in to  CR
OD
OX
OY
OZ
IA
F ig , 28, Jump In s tru c tio n s
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GB
Test i f  perm issib le
(Advance CG by U nity . Change S to re  S e lec to r 27 •
( I f  t e s t  s a tis fa c to ry , change Jump B is tab le  U nit 2U 
(and 25 ) .
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w
Clear te s te d  B is tab le  U nit 2k and 2£ .
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Copy C1R in to  CC
)
) It' t e s t  
) s a t i s f ie d
(a) F ast Jump Flow Diagram
OA Test i f  perm issib le
Advance CC by U nity. C lear ap p rop ria te  in p u t 
OB b is ta b le  u n it .
OP
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S u b trac t 1 or 2 from R ec ircu la te  MR and LR
BR fo r  lU or l£  OR f o r  23 •
re sp e c tiv e ly . 
OS -  11
Clear CC 
Copy C1R in to  CC )
OS -  21
) I f  t e s t  s a t i s f ie d .
(b) Late Jump Flow Diagram
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